Searching PAJ Page 1 of 1

# PATENT ABSTRACTS OF JAPAN

(11)Publication number: 2000-036729 (43)Date of publication of application: 02.02.2000

(51)Int.Cl. H03K 5/15 H03K 5/13

H03L 7/06

(21)Application number: 10-325092 (71)Applicant: MITSUBISHI ELECTRIC CORP

(22)Date of filing: 16.11.1998 (72)Inventor: YOSHIMURA TSUTOMU

NAKASE YASUNOBU MOROOKA KIICHI WATANABE NAOYA

(30)Priority


Priority number: 10132115 Priority date: 14.05.1998 Priority country: JP

# (54) NINETY-DEGREE PHASE SHIFTER

# (57) Abstract:

PROBLEM TO BE SOLVED: To obtain a 90° phase shifter which has a uniform input load and prevents phase offsetting.

SOLUTION: Transistors(TR) MP1 and MP2 supply currents I0 to nodes K and L respectively, and TRs MN10 and MN11 draw mutually equal currents out of the nodes K and L respectively. A parallel connection of series-connection body N1 and N2 draws a current I1 out of the node K, only when exclusive OR of clocks S1 and S2 is 'H'. A parallel connection of series-connection bodies N3 and N3. meanwhile draws a current I1 out of the node L, only when the exclusive OR of the clocks S1 and S2 is 'L'. Once the current I1 is drawn out of the node K, a current I1 flows out of the node L and when the current I1 is drawn out of the node L. a current I1 flows in the node L. The seriesconnection bodies N1 to N3 receive the clocks S1 and S2 and their inverted signals S1B and S2B at one of the gates of the TRs MN1 to MN8, so that the input loads become uniform.



### \* NOTICES \*

JPO and INPIT are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

### **CLAIMS**

# [Claim(s)]

[Claim 1] The 1st current control circuit that has a current mirror circuit characterized by comprising the following, The 1st portion that draws out the 2nd current from said 1st node only when exclusive OR of the 1st and 2nd signals takes the 1st logic, The 2nd current control circuit that has the 2nd portion that draws out said 2nd current from said 2nd node only when exclusive OR of said 1st and 2nd signals takes said 1st logic and the 2nd different logic, It is a phase shifter about 90 degrees provided with the 1st low pass filter connected to said 2nd node, and a delay part which delays said 1st signal by a delaying amount controlled by output potential of said 1st low pass filter, and outputs said 2nd signal.

The 1st and 2nd nodes.

The 1st current source that supplies the 1st current to said 1st node.

The 2nd current source that supplies said 1st current to said 2nd node.

The 1st course that draws out current from said 1st node, and the 2nd course that draws out current from said 2nd node.

[Claim 2] It is a phase shifter the about 90 degrees according to claim 1 which has the 1st capacitor and the 1st end connected to said 2nd end of said resistance characterized by comprising the following, and the 2nd end connected to said 2nd end of said 1st capacitor, and is provided with the 2nd capacitor with larger capacity value than said 1st capacitor.

The 1st end by which said 1st low pass filter was connected to said 2nd node.

Resistance which has the 2nd end from which said output potential of said 1st low pass filter is

The 1st end connected to said 1st end of said resistance.

The 2nd end.

[Claim 3] Said 1st low pass filter is a phase shifter the about 90 degrees according to claim 2 further provided with a current supply source mechanism which makes an initial state of said 2nd capacitor a charging state.

[Claim 4] It is a phase shifter the about 90 degrees according to claim 1 further provided with an offset cancel circuit characterized by comprising the following.

A plus input end which makes an input signal said output potential of said 1st low pass filter.

A negative input terminal.

A differential amplifier containing an outgoing end which outputs a control signal which controls said delaying amount with said output potential of said 1st low pass filter.

A dummy part which makes connection equivalent to said 1st course of said 1st current source and said current mirror circuit, is connected to said negative input terminal of said differential amplifier, and contains a dummy node corresponding to said 1st node.

[Claim 5]Said offset cancel circuit is a phase shifter the about 90 degrees according to claim 4 which is inserted between said 1st low pass filter and said plus input end of said differential amplifier, and has further the 2nd low pass filter with a bigger damping time constant than said 1st low pass filter.

[Claim 6]Have the 2nd transistor characterized by comprising the following, and said 2nd current source A drain, The 1st transistor that has sauce and a backgate which were connected common to said 2nd node, and a gate where said 1st bias is impressed, It is a phase shifter the about 90 degrees according to claim 1 provided with the 2nd transistor that has said sauce of said 2nd transistor of said 1st current source, connected sauce, a drain connected to said drain of said 1st transistor of said 2nd current source, and a gate where said 2nd bias is impressed.

Said 1st current source is a drain.

Sauce connected common to said 1st node, and a backgate.

The 1st transistor that has a gate where the 1st bias is impressed.

Sauce, a drain connected to said drain of said 1st transistor, and a gate where the 2nd bias is impressed.

[Claim 7]It is a phase shifter the about 90 degrees according to claim 6 further provided with the 3rd transistor characterized by comprising the following.

A drain with which said 1st current source was connected to said drain of said 1st transistor of said 1st current source.

Sauce connected in common with said drain of said 2nd transistor of said 1st current source, and a backgate.

A drain which was further provided with the 3rd transistor that has a gate where the 3rd bias is impressed and with which said 2nd current source was connected to said drain of said 1st transistor of said 2nd current source.

Sauce and a backgate which were connected in common with said drain of said 2nd transistor of said 2nd current source, and a gate where said 3rd bias is impressed.

[Claim 8]It has the 1st and 2nd series connection bodies characterized by comprising the following that are a phase shifter and were mutually connected in parallel between said 1st current source and said output node about 90 degrees as for said 1st switch, Have said 2nd switch and the 1st and 2nd series connection bodies mutually connected in parallel between said 2nd current source and said output node said 1st series connection body of said 1st switch, The 1st transistor that flows when said 1st signal takes said 1st logic, Comprise a series connection with the 2nd transistor that flows when said 2nd signal takes said 2nd logic, and said 2nd series connection body of said 1st switch, The 1st transistor that flows when said 1st signal takes said 2nd logic, Comprise a series connection with the 2nd transistor that flows when said 2nd signal takes said 1st logic, and said 1st series connection body of said 2nd switch, The 1st transistor that flows when said 1st signal takes said 1st logic, The 1st transistor that comprises a series connection with the 2nd transistor that flows when said 2nd signal takes said 1st logic, and flows through said 2nd series connection body of said 2nd switch when said 1st signal takes said 2nd logic, It is a phase shifter about 90 degrees which comprises a series connection with the 2nd

transistor that flows when said 2nd signal takes said 2nd logic.

The 1st current source.

The 2nd current source.

An output node.

The 1st switch that flows only when it is provided between said 1st current source and said output node and exclusive OR of the 1st and 2nd signals takes the 1st logic, The 2nd switch that flows only when it is provided between said 2nd current source and said output node and exclusive OR of said 1st and 2nd signals takes said 1st logic and the 2nd different logic, A delay part which delays said 1st signal by low pass filter connected to said output node, and a delaying amount controlled by output potential of said low pass filter, and outputs said 2nd signal.

# **DETAILED DESCRIPTION**

[Detailed Description of the Invention] [0001]

[Field of the Invention] This inventions are insides, such as a digital disposal circuit, for example, the receiving circuit of a radio signal, and a processing circuit of a computer, and relate to the delay circuit (in this application, this is called a phase shifter about 90 degrees) outputted so that the inputted signal may be made into 1/4 of the cycle, and a phase and it may become 90-degree delay.

[0002]

[Description of the Prior Art] Drawing 14 is a timing chart which shows a relation with the clock S1 which changes to the same timing as the cycle of transition of the data S6, and transition of the data S6, and a phase. In the digital disposal circuit which receives such the data S6 and the clock S1, The way things stand, when the clock S1 changes, the data S6 has changed, and the data S6 cannot be latched appropriately to latch the data S6 using the standup of the clock S1, or transition of falling. Then, it will be necessary to shift the phase of the clock S1 to the data S6. [0003] Drawing 15 is the timing chart which made the phase timing to which the clock S1 changes to the timing to which the data S6 changes, and was able to shift it 90 degrees. By doing in this way, the standup of the clock S1 or the timing of falling serves as a center (center of the timing of transition that the data S6 adjoins) of the eye pattern of the data S6, and the latch of the data S6 using transition of the clock S1 becomes the most certain.

[0004] Drawing 16 is a circuit diagram showing the outline of the input interface of the chip 91 which inputs the data S6 and the clock S1. Respectively the data S6 and the clock S1 spread the transmission lines 110a and 110b of the chip 91 exterior, result in the pad electrodes 111a and 111b of chip 91 inside, and are buffered by the buffers 112a and 112b, respectively. The 90-degree phase shift of about 90 degrees of the clocks S1 is carried out by the phase shifter 200 after that, and the clock S2 is generated.

[0005] The data S6 buffered by any data-input-terminals D of the latch circuitry 113a and 113b is given, and the clock S2 is given to which clocked into end T. However, the latch circuitry 113a latches the data S6 at the time of the standup of the clock S2, and the latch circuitry 113b latches the data S6 at the time of falling of the clock S2.

[0006] <u>Drawing 17</u> is a circuit diagram which illustrates about 90 degrees of composition of the phase shifter 200. The phase shifter 200 is provided with about 90 degrees of the PLL (Phase-LockedLoop) circuits 120 and the delay stages 5. PLL circuit 120 is provided with VCO circuit 122, the phase comparator 121, and the low pass filter 2. Signal S9 by which the reference signal

S7 and the phase were locked is generated by this PLL circuit 120. In this case, delay control signal S4 obtained from the low pass filter 2 is adopted as the delay control of the delay stage 5, and the clock S1 buffered by the buffer 112b is in 90 degrees in the delay stage 5, and turns into the output clock S2.

[0007]the time of PLL circuit 120 locking about 90 degrees by the phase shifter 200 -- delay in VCO circuit 122 -- the cycle of the reference signal S7 -- so that it may become half (a phase is used and it is 180 degrees) exactly, Delay control signal S4 from the number and the low pass filter 2 of the buffer 4 of VCO circuit 122 inside is set up. And the output of the couple from the buffer 4 of a final stage carries out a positive/negative inversion, and is connected to the input of the couple of the buffer 4 of the stage at first. By this, when the reference signal S7 is given, VCO circuit 122 will be stabilized and will be oscillated, and signal S9 locked with the same cycle as the reference signal S7 and the phase will be obtained.

[0008]Then, the signal shifted only one fourth of cycles to the clock S1 is generable as the clock S2 by adopting the clock S1 as the reference signal S7, and having the buffer 4 of the half of the number of the internal buffers 4 with which the delay stage 5 constitutes VCO circuit 122. That is, as long as PLL circuit 120 locks, the delay produced in the delay stage 5 is not dependent on a process or other conditions, is made into a phase, and is held at 90 degrees. [0009]

[Problem(s) to be Solved by the Invention]However, generally there was a problem of the increase of hard quantity and the increase of power consumption which are produced from being a problem of destabilization and VCO being required in a PLL circuit.

[0010]It is going to solve this problem and the art of performing a 90-degree phase shift without using PLL circuit 120 is also proposed. <u>Drawing 18</u> is a circuit diagram which illustrates about 90 degrees used about 90 degrees in <u>drawing 16</u> replacing by the phase shifter 200 of composition of the phase shifter 201. The composition of the phase shifter 201 removes about 90 degrees of VCO circuits 122 under composition of the phase shifter 200, and has about 90 degrees of composition which transposed about 90 degrees of phase comparators 121 to the phase detector circuit 100. That is, the phase shifter 201 constitutes about 90 degrees of DLL (Delay-Locked Loop) circuits.

[0011] Drawing 19 is a circuit diagram which illustrates about 90 degrees of composition of the phase detector circuit 100. The phase detector circuit 100 is provided with about 90 degrees of EXOR circuits 10a and the charge pump circuits 11. The clock S1 and the exclusive OR of S2 which were acquired by EXOR circuit 10a are changed into UP / DOWN signal S3 which takes the mode of current in the charge pump circuit 11. In order to supply UP / DOWN signal S3, the current source as which a current amount is determined by a bias signal, respectively is provided in the charge pump circuit 11.

[0012]UP / DOWN signal S3 is given to the low pass filter 2, the current amount integrates with it, it is changed into a direct-current voltage signal, and delay control signal S4 to the delay stage 5 is obtained. Feedback is hung by this delay control signal S4 to the delay for obtaining the clock S2 from the clock S1.

[0013]However, it receives that the clock S1 passes a transfer gate or a NOT circuit, and reaches the charge pump circuit 11 in EXOR circuit 10a, Since the clock S2 is only applied to the gate which manages ON/OFF of a transfer gate, the clock S1 and S2 will receive different input load in EXOR circuit 10a. For this reason, there was a problem that the clock S2 will balance with the phase [ degrees / 90 ] shifted to the clock S1 (below, this gap is called phase offset).

[0014]In order to solve this, adopting EXOR circuit 10b constituted like drawing 20 instead of

EXOR circuit 10a is also considered. Although the clock S1 and the input load to S2 become equal with this composition, since the compound gate is used, many transistor counts will be needed, and the problem that circuit structure becomes large will arise.

[0015]It was made in order that this invention might solve the above-mentioned problem, and it aims at obtaining about 90 degrees with easy circuitry of phase shifters. It aims also at obtaining the phase shifter which equalized load about the signal which is two by which a phase should be locked. It aims also at the improvement of phase offset.

[0016]

[Means for Solving the Problem]What starts claim 1 among this invention The 1st and 2nd nodes, The 1st current source that supplies the 1st current to said 1st node, and the 2nd current source that supplies said 1st current to said 2nd node, The 1st current control circuit that has a current mirror circuit including the 1st course that draws out current from said 1st node, and the 2nd course that draws out current from said 2nd node, The 1st portion that draws out the 2nd current from said 1st node only when exclusive OR of the 1st and 2nd signals takes the 1st logic, The 2nd current control circuit that has the 2nd portion that draws out said 2nd current from said 2nd node only when exclusive OR of said 1st and 2nd signals takes said 1st logic and the 2nd different logic, About 90 degrees provided with the 1st low pass filter connected to said 2nd node and a delay part which delays said 1st signal by a delaying amount controlled by output potential of said 1st low pass filter, and outputs said 2nd signal are a phase shifter. [0017]The 1st end according to claim 1 by which about 90 degrees of things which start claim 2 among this invention are phase shifters, and said 1st low pass filter was connected to said 2nd node, Resistance which has the 2nd end from which said output potential of said 1st low pass filter is obtained. It has the 1st capacitor that has the 1st end connected to said 1st end of said resistance, and the 2nd end, the 1st end connected to said 2nd end of said resistance, and the 2nd end connected to said 2nd end of said 1st capacitor, and has the 2nd capacitor with larger capacity value than said 1st capacitor.

[0018]The about 90 degrees according to claim 2 of things which start claim 3 among this invention are phase shifters, and said 1st low pass filter is further provided with a current supply source mechanism which makes an initial state of said 2nd capacitor a charging state. [0019]The plus input end according to claim 1 which about 90 degrees of things which start claim 4 among this invention are phase shifters, and makes an input signal said output potential of said 1st low pass filter, A differential amplifier containing a negative input terminal and an outgoing end which outputs a control signal which controls said delaying amount with said output potential of said 1st low pass filter, Connection equivalent to said 1st course of said 1st current source and said current mirror circuit is made, and it is connected to said negative input terminal of said differential amplifier, and has further an offset cancel circuit which has a dummy part containing a dummy node corresponding to said 1st node.

[0020]The about 90 degrees according to claim 4, it is a phase shifter which starts claim 5 among this invention, and said offset cancel circuit, It is inserted between said 1st low pass filter and said plus input end of said differential amplifier, and has further the 2nd low pass filter with a bigger damping time constant than said 1st low pass filter.

[0021]The about 90 degrees according to claim 1 of things which start claim 6 among this invention are phase shifters, and said 1st current source A drain, The 1st transistor that has sauce and a backgate which were connected common to said 1st node, and a gate where the 1st bias is impressed, Sauce and a drain connected to said drain of said 1st transistor, Have the 2nd transistor that has a gate where the 2nd bias is impressed, and said 2nd current source A drain,

The 1st transistor that has sauce and a backgate which were connected common to said 2nd node, and a gate where said 1st bias is impressed, It has the 2nd transistor that has said sauce of said 2nd transistor of said 1st current source, connected sauce, a drain connected to said drain of said 1st transistor of said 2nd current source, and a gate where said 2nd bias is impressed.

[0022]The drain according to claim 6 with which about 90 degrees of things which start claim 7 among this invention are phase shifters, and said 1st current source was connected to said drain of said 1st transistor of said 1st current source, Sauce and a backgate which were connected in common with said drain of said 2nd transistor of said 1st current source, A drain which was further provided with the 3rd transistor that has a gate where the 3rd bias is impressed and with which said 2nd current source was connected to said drain of said 1st transistor of said 2nd current source, It has further the 3rd transistor that has sauce and a backgate which were connected in common with said drain of said 2nd transistor of said 2nd current source, and a gate where said 3rd bias is impressed.

[0023] What starts claim 8 among this invention The 1st current source and the 2nd current source, The 1st switch that flows only when it is provided between an output node, and said 1st current source and said output node and exclusive OR of the 1st and 2nd signals takes the 1st logic, The 2nd switch that flows only when it is provided between said 2nd current source and said output node and exclusive OR of said 1st and 2nd signals takes said 1st logic and the 2nd different logic, About 90 degrees provided with a low pass filter connected to said output node and a delay part which delays said 1st signal by a delaying amount controlled by output potential of said low pass filter, and outputs said 2nd signal are a phase shifter, Said 1st switch has the 1st and 2nd series connection bodies mutually connected in parallel between said 1st current source and said output node, Have said 2nd switch and the 1st and 2nd series connection bodies mutually connected in parallel between said 2nd current source and said output node said 1st series connection body of said 1st switch, A series connection of the 1st transistor that flows when said 1st signal takes said 1st logic, and the 2nd transistor that flows when said 2nd signal takes said 2nd logic is comprised, The 1st transistor through which said 2nd series connection body of said 1st switch flows when said 1st signal takes said 2nd logic, Comprise a series connection with the 2nd transistor that flows when said 2nd signal takes said 1st logic, and said 1st series connection body of said 2nd switch, The 1st transistor that flows when said 1st signal takes said 1st logic, Comprise a series connection with the 2nd transistor that flows when said 2nd signal takes said 1st logic, and said 2nd series connection body of said 2nd switch, About 90 degrees which comprises a series connection of the 1st transistor that flows when said 1st signal takes said 2nd logic, and the 2nd transistor that flows when said 2nd signal takes said 2nd logic are a phase shifter.

[0024]

[Embodiment of the Invention]Embodiment 1. <u>drawing 1</u> is a circuit diagram showing about 90 degrees which replaces and is used for the phase detector circuit 100 about 90 degrees shown in <u>drawing 18</u> among phase shifters about 90 degrees concerning the embodiment of the invention 1 of composition of the phase detector circuit 101.

[0025] The phase detector circuit 101 is provided with about 90 degrees of the EXOR sections 13 and the current control 14. The EXOR section 13 comprises the Nch transistors MN1-MN8 of the characteristic, and Nch transistor MN9 mutually. The current control 14 is mutually constituted from the Nch transistors MN10 and MN11 of the characteristic by Pch transistorMP1 of the characteristic, MP2, and each.

[0026]In the EXOR section 13, the drains of transistor MN5 and MN7 are connected in common

for the drains of transistor MN1 and MN3, respectively. The sauce of transistor MN3 and the drain of transistor MN4 are connected with the sauce of transistor MN1 for the drain of transistor MN2, respectively. The sauce of transistor MN7 and the drain of transistor MN8 are connected with the sauce of transistor MN5 for the drain of transistor MN6, respectively. And the sauce of transistor MN2, MN4, MN6, and MN8 is connected in common, the clock S1 -- the gate of transistor MN1 and MN5 -- give the inversion signal S1B to the gate of transistor MN3 and MN7, the clock S2 is given to the gate of transistor MN4 and MN6, and the inversion signal S2B is given to the gate of transistor MN2 and MN8, respectively. The drain of transistor MN9 is connected common to the sauce of transistor MN2, MN4, MN6, and MN8, and the sauce of transistor MN9 is grounded. Bias potential V<sub>BN</sub> is impressed to the gate of transistor MN9. [0027]In the current control 14, bias potential  $V_{BP}$  is given to the sauce of transistor MP1 and MP2 for power-supply-potential V<sub>D</sub> in common at the gate, respectively. The sauce of transistor MN10 and MN11 is grounded in common. With the drain and gate of transistor MN10, the drain of transistor MP1 is connected to the drain of transistor MN1 and MN3 in common in the node K. With the drain of transistor MN11, the drain of transistor MP2 is connected to the drain of transistor MN5 and MN7 in common in the node L. UP / DOWN signal S3 is acquired by the node L as current which flows / flows out.

[0028]In the EXOR section 13, when the clock S1 and S2 take the same logical value, one of transistors turns off by the series connection body N1 which transistor MN1 and MN2 constitute. One of transistors turns off also by the series connection body N2 which transistor MN3 and MN4 constitute similarly. Therefore, the series connection body N1 and N2 turn off the branch by which multiple connection was carried out as a whole. On the other hand, in both the series connection bodies N3 that transistor MN5 and MN6 constitute, when the clock S1 and S2 are High(s), both transistor MN5 and MN6 turn on. In both the series connection bodies N4 that transistor MN7 and MN8 constitute, when the clock S1 and S2 are Low(s), both transistor MN5 and MN6 turn on. Therefore, the series connection body N3 and N4 turn on the branch by which multiple connection was carried out as a whole.

[0029]In taking the clock S1 and the logical value from which S2 differs, in the series connection body N3 and N4, one of transistors turns off and it turns off the series connection body N3 and the branch to which multiple connection of N4 was carried out as a whole. On the other hand, the series connection body N1 and either of N2 turn on.

[0030]As mentioned above, the series connection body N1 and the multiple connection of N2 flow, only when the clock S1 and the exclusive OR of S2 are "H", and the series connection body N3 and the multiple connection of N4 flow, only when the clock S1 and the exclusive OR of S2 are "L."

[0031] Drawing 2 is a circuit diagram showing about 90 degrees in case the clock S1 and S2 take the same logical value of equivalent circuits of the phase detector circuit 101. In a figure, the gate where the upward arrow was added shows that logic"H" is given (also setting on the following drawings the same). Bias potential  $V_{BP}$  was impressed equally to the gate of transistor MP1 and MP2, and since power-supply-potential  $V_D$  is impressed equally, the drain has required the voltage between sauce gates equal also to which transistor MP1 and MP2. both [ for this reason, ] transistor MP1 and MP2 -- although -- current  $I_0$  is passed equally.

[0032]Transistor MN10 and MN11 constitute the current mirror circuit, and since the series connection body N1 and the branch to which multiple connection of N2 was carried out are moreover turned off as a whole, current equal to current I<sub>0</sub> which transistor MP1 passes flows into transistor MN10 and MN11. On the other hand, since transistor MN9 passes current I<sub>1</sub> based

on bias potential  $V_{\rm BN}$ , current  $I_1$  is drawn in the current control 14 as UP / DOWN signal S3 from the path connected to the low pass filter 2. Hereafter, current  $I_1$  calls a down period the period drawn in the current control 14 in this way.

[0033] Drawing 3 is a circuit diagram showing about 90 degrees in the case of taking the clock S1 and the logical value from which S2 differs of equivalent circuits of the phase detector circuit 101. When the path which goes to transistor MN9 has arisen from the drain side of transistor MN10, transistor MP1 passes current  $I_0$  and transistor MN9 is passing current  $I_1$ , Current ( $I_0$ - $I_1$ ) will flow into transistor MN10 and MN11. Since transistor MP2 passes current  $I_0$ , current  $I_1$  flows out of the current control 14 into the low pass filter 2 as UP / DOWN signal S3. Hereafter, current  $I_1$  calls a rise period the period which flows into the low pass filter 2 in this way. [0034] Drawing 4 is the timing chart which also added the clock S1, S2 and contrast attachment, and delay control signal S4 for UP / DOWN signal S3 generated as mentioned above. However, the direction out of which it thinks on the basis of the current control 14, is considered as UP / DOWN signal S3, and current flows into the low pass filter 2 is made positive, and the direction which flows from the low pass filter 2 is made negative. About 90 degrees of this embodiment, since about 90 degrees shown in drawing 18 of phase detector circuits 101 can be replaced and used for the phase detector circuit 100, below, they are explained also with reference to drawing 18.

[0035] Considering the case where adjustment of a phase is started from the state where the delay value of the delay stage 5 is less than 90 degrees, as for about 90 degrees of UP / DOWN signals S3 from the phase detector circuit 101, the direction of a down period becomes longer than a rise period. Therefore, delay control signal S4 produced by integrating with UP / DOWN signal S3 in the low pass filter 2, and changing into the voltage of a direct current falls on the average, although there is some exception in a rise period. Therefore, the delay value of the delay stage 5 increases, and when it amounts to one fourth of cycles, about 90 degrees of the rise periods and down periods of UP / DOWN signal S3 of the phase detector circuit 101 become equal. That is, the phase of the clock S2 balances later than it of the clock S1 90 degrees. [0036]When the delay value of the delay stage 5 starts adjustment of a phase from a bigger value than 90 degrees, as for UP / DOWN signal S3, the direction of a rise period becomes longer than a down period. Therefore, delay control signal S4 goes up on the average, although there is some exception in a down period, and a delay value causes the decreasing tendency. And the phase of the clock S2 balances later than it of the clock S1 90 degrees like the case of the point. [0037]Drawing 5 is a circuit diagram which illustrates the composition of the delay stage 5. The delay stage 5 is provided with the delay control circuit 50 and the delay buffer part 51. The delay control circuit 50 is provided with Nch transistor MN12, MN13, Pch transistor MP7 and MP8, and the resistance R3. The sauce of transistor MN12 is grounded via the resistance R3, and the drain is connected common to the drain and gate of transistor MP7. Power-supply-potential V<sub>D</sub> is given to the sauce of transistor MP7 and MP8 in common, and the drain of transistor MP8 is connected to the gate and drain of transistor MN13. The sauce of transistor MN13 is grounded. [0038] Current is supplied to the potential side with the high delay buffer part 51 by the Pch transistor, The plurality of the inverter ("delay inverters" is called in this invention) with which current is drawn out has the composition connected in series with the Nch transistor from the low potential side, and the clock S1 which is the target of delay is given to the delay inverters of the stage at first. Since the transistor which specifies the current supplied to delay inverters constitutes the current mirror circuit with transistor MP8 or MN13, the delaying amount in each delay inverters is determined by the current which flows into transistor MN12. Since delay

control signal S4 is given to the gate of transistor MN12, as the delay stage 5 whole, the delaying amount of the delay stage 5 will be controlled by delay control signal S4. Of course, the current which flows into transistor MN12 can change the resistance of the resistance R3, and can also be adjusted.

[0039]Drawing 6 is a circuit diagram which illustrates the composition of the low pass filter 2. One end of capacitor CP0 is connected to the 1st end (end by the side of the left in the figure) of the resistance R1, one end of capacitor CP1 is connected to the 2nd end (end by the side of figure Nakamigi), respectively, and the other end of capacitor CP0 and CP1 is grounded in common. UP / DOWN signal S3 is given to the 1st end of the resistance R1. The capacity value of capacitor CP0 is set up very small as compared with the capacity value of capacitor CP1. [0040]Since it is easy, if capacitor CP0 is disregarded and considered, the resistance R1 and capacitor CP1 will mainly be integrated with an inflow/outflow of current I1 to the low pass filter 2 by UP / DOWN signal S3, it will be mostly changed into the voltage of a direct current, and will obtain delay control signal S4.

[0041]The function of capacitor CP0 makes small change of delay control signal S4 always according [ current  $I_1$  ] to the inflow/flowing out to the low pass filter 2. Speaking qualitatively, controlling the high frequency component (jitter) of current  $I_1$  with the damping time constant determined by capacitor CP0 and the resistance R1, and controlling change of the voltage given to the gate of transistor MN12 of the delay control circuit 50. Since the capacity value of capacitor CP0 is dramatically small as compared with the capacity value of capacitor CP1, it hardly depends for the damping time constant in this case on the value of capacitor CP1. However, it is clear to operation of this embodiment that existence of capacitor CP0 is not indispensable.

[0042]The function to set the potential of capacitor CP1 as power-supply-potential  $V_D$  based on the reset signal S8 may be applied to the 2nd end of the resistance R1. If the protective diode D1 in preparation for the case where capacitor CP1 is specifically charged more than power-supply-potential  $V_D$ , and the switch SW switch on based on the reset signal S8 are formed in series between the potential point which gives power-supply-potential  $V_D$ , and the 2nd end of the resistance R1, the above-mentioned function is realizable. By adding this function, the reset signal S8 can be inputted by an initial state, capacitor CP1 can be charged, and current can be started to transistor MN12 from the maximum and the state where made it pass and the delay value of the delay stage 5 was always made into the minimum.

[0043]As mentioned above, in a phase shifter, since not PLL circuit 120 but DLL circuit 201 was adopted, when the frequency of the oscillating frequency of VCO circuit 122 and the clock S1 has a difference, about 90 degrees realized by this embodiment of things for which an error will be integrated are avoided. Since the clock S1 is only compared with the clock S2 produced by delaying this in DLL circuit 201, the addition of the above errors is not produced but there is an advantage of excelling in stability.

[0044]Control of the phase offset by the difference of input load which had been produced when EXOR circuit 10a of the former [ about 90 degrees / section / 13 / of the phase detector circuit 101 / EXOR ] adopted as a phase shifter was used about 90 more degrees, Being able to realize by a small transistor count as compared with EXOR circuit 10b by a compound gate, circuit structure does not increase. As compared with the charge pump circuit 11 which about 90 degrees of phase detector circuits 100 need, the circuit structure of the current control is small, or even if the current control 14 of the phase detector circuit 101 is large, there are few about 90 degrees of the differences. Phase offset can be controlled by composition produced by replacing

about 90 degrees which constitutes after all about 90 degrees which is a DLL circuit of phase shifters of phase detector circuits [ about 90 degrees of ] 100 in the phase detector circuit 101, without increasing circuit structure.

[0046]Since delay control signal S4 is controlled based on the clock S1 and the exclusive OR of S2, when the sum total of period \*\* and period \*\* and the sum total of period \*\* and period \*\* become equal, the clock S2 is locked to the clock S1. And since the clock S2 is in 90 degrees to transition of the clock S1, each of period \*\* and \*\* is made into a phase, a 90-degree period is maintained, the sum total of period \*\* and period \*\* is made into a phase, and a 180-degree period is maintained.

[0047]When the period of "H" of the clock S1 is longer than the period of "L", a falling edge is located in the timing that only delta 2 is late, from the center beta of the period of "L" at the timing that only the center alphadelta1 of the period of "H" of the clock S1 of the rising edge of the clock S2 is early, respectively. When the period of "H" of the clock S1 is shorter than the period of "L", As for the rising edge of the clock S2, only delta 3 is located in late timing from the center alpha of the period of "H" of the clock S1, and a falling edge is located in the timing that only delta 4 is early, from the center beta of the period of "L", respectively. That is, even if the duty of the clock S1 is not 50%, the clock S2 changes by the same duty as the clock S1, and 90-degree delay is performed.

[0048]Embodiment 2. <u>drawing 9</u> is a circuit diagram showing about 90 degrees which replaces and is used for the phase detector circuit 100 about 90 degrees shown in <u>drawing 18</u> among phase shifters about 90 degrees concerning the embodiment of the invention 2 of composition of the phase detector circuit 102.

[0049]The phase detector circuit 102 is provided with about 90 degrees of followings. EXOR sections 13a and 13b.

Current control 14a and 14b.

Only when the clock S1 and the exclusive OR of S2 are "H", it flows through the EXOR section 13a, and only when the clock S1 and the exclusive OR of S2 are "L", it flows through the EXOR section 13b.

[0050]The EXOR section 13a is specifically provided with Pch transistor MP3 [ of the characteristic ] - MP6, Transistor MP3 and the sauce of MP5 are connected common to the drain of transistor MP0, and transistor MP3 and the drain of MP5 are connected to the sauce of transistor MP4 and MP6, respectively. The drains of transistor MP4 and MP6 are connected. That is, it is connected in parallel mutually and transistor MP3, the series connection body P1 which MP4 constitutes, and the series connection body P2 which transistor MP5 and MP6 constitute constitute the EXOR section 13a. The series connection body N3 and N4 which were shown by Embodiment 1 are connected in parallel mutually, and the EXOR section 13b is constituted.

[0051]In the gate of transistor MP6 and MN5, in common the clock S1, The clock S2 is given to transistor MP3 and the gate of MN6, and the inversion signal S2B is given to the gate of transistor MP4 and MN7 for the inversion signal S1B at the gate of transistor MP5 and MN8,

respectively.

[0052]The current control 14a comprises Pch transistor MP0, power-supply-potential  $V_D$  is given to the sauce of transistor MP0, bias potential  $V_{BP}$  is given to a gate, respectively, and transistor MP3 and the sauce of MP5 are connected to a drain in common. The current control 14b comprises Nch transistor MN9, the sauce of transistor MN9 is grounded, bias potential  $V_{BN}$  is given to a gate, and the sauce of transistor MN6 and MN8 is connected to a drain in common. [0053]And UP / DOWN signal S3 is acquired from the node W to which the drain of transistor MP4, MP6, MN5, and MN7 is connected in common.

[0054]Here, UP / DOWN signal S3 which takes the mode of current to the low pass filter 2 like Embodiment 1 are outputted by giving bias potential  $V_{BP}$  and  $V_{BN}$ , as current  $I_1$  passed in both transistor MP0 and MN9.

[0055]If the operation is explained, when the clock S1 and S2 will take an equal logical value, the EXOR sections 13a and 13b will be turned off and turned on, respectively. Therefore, current  $I_1$  flows in as UP / DOWN signal S3 from the low pass filter 2. On the other hand, when taking the clock S1 and the logical value from which S2 differs, the EXOR sections 13a and 13b will be turned on and turned off, respectively. Therefore, current  $I_1$  flows into the low pass filter 2 as UP / DOWN signal S3.

[0056]About 90 degrees which used about 90 degrees concerning Embodiment 2 of phase detector circuits 102 in a phase shifter. It adds to the effect at the time of adopting about 90 degrees concerning Embodiment 1 of phase detector circuits 101, Since the Pch transistor constituted all the high potential sides from the point which takes out UP / DOWN signal S3, all the low potential sides were constituted from a Nch transistor and what is called CMOS structure is taken, circuit structure is further reducible. And in the phase detector circuit 101, the current which was flowing in between between power-supply-potential V<sub>D</sub> and grounding is almost lost, and about 90 degrees of effects that power consumption can be reduced are also always added. [0057]Embodiment 3. drawing 10 is a circuit diagram showing about 90 degrees concerning the embodiment of the invention 3 of principal parts of a phase shifter. The composition of this embodiment is obtained by adding the offset cancel circuit 3 to the composition shown by Embodiment 1.

[0058]The offset cancel circuit 3 generates the offset cancellation signal S5 based on delay control signal S4 obtained from the low pass filter 2. The offset cancellation signal S5 adjusts the value of the resistance R3 which the delay control circuit 50 of the delay stage 5 has. [0059]The node K to which about 90 degrees of drains of transistor MP1, MN1, MN3, and MN10 were connected in common in the phase detector circuit 101 when a phase locked to the clock S1 in the clock S2 (namely, when a balance is reached). Potential must be almost equal by the node L to which the drain of transistor MP2, MN5, MN7, and MN11 was connected in common.

[0060]However, when there is a difference slightly with temperature etc., since the potential of the drain of transistor MN10 and MN11 differs, few differences will arise on the current which both transistors send. As a result, the mirror efficiency of the current mirror circuit which comprises transistor MN10 and MN11 may fall, and the delay value of the delay stage 5 may reach a balance with a certain amount of phase offset from 90 degrees. And since the balance was reached, while the potential of the nodes K and L carried out neither a rise nor descent but phase offset had been maintained, about 90 degrees of the phase detector circuits 101 will continue operating.

[0061] The offset cancel circuit 3 is formed in order to delay 90 degrees of phases much more

correctly. In the offset cancel circuit 3, the resistance R2 receives delay control signal S4 in the one end, and, as for the other end, one end of capacitor CP2 and the plus input end of the differential amplifier 30 are connected in the node C. The other end of capacitor CP2 is grounded. In the node D, the drain of transistor MP21 and MN20 is connected to the negative input terminal of the differential amplifier 30 in common, and an outgoing end outputs the offset cancellation signal S5. Power-supply-potential  $V_D$  is given to the sauce of transistor MP21, and the sauce of transistor MN20 is grounded. The gate and drain of transistor MN20 are connected in common, and bias potential  $V_{BP}$  is given to the gate of transistor MP21. The characteristic of transistor MP21 and MN20 is arranged identically to transistor MP1 and MN10 here, respectively, and transistor MP21 and MN20 are provided as a straw man, if transistor MP1 of the phase detector circuit 101 and MN10 say about 90 degrees.

[0062] The differential amplifier 30 receives the potential of the node L in the node C indirectly, and compares it with the potential of the node D. Since it is thought that the potential of the node D is equal to the potential of the node K, the offset cancellation signal S5 can adjust the value of the resistance R3 so that the potential difference of the nodes K and L may be canceled. [0063] The potential of the node L is transmitted to the node C via two low pass filters with low pass filter 2b which comprises the low pass filter 2, and the resistance R2 and CP2. The low pass filter 2 equalizes the quantity of the electric charge which flows through the node L by capacitor CP1, and generates delay control signal S4 which is a direct-current voltage signal by that cause. After the delay stage 5 is controlled by this signal S4, a new equilibrium situation arises and the potential of the node L also changes in connection with it. By making the damping time constant of low pass filter 2b here larger than the damping time constant of the low pass filter 2 by setting up the value of capacitor CP2 more greatly than the value of capacitor CP1. Change of the potential of the node C which is an output of low pass filter 2b can be made slower than change of the potential of the node L which is an input of the low pass filter 2. The differential amplifier 30 controlling the resistance of the resistance R3 slowly, and maintaining an equilibrium situation mostly, once delay is controlled by taking such composition. The gate potential (that is, potential of the outgoing end of the low pass filter 2) of transistor MN12 can become equal to the potential of the node D.

[0064]Incidentally, since transistor MP21 and MN20 work as a straw man of transistor MP1 and MN10, As the signal from the node L passed two low pass filters and has resulted in the node C, concern whether 2 sets of low pass filters are necessities may arise in the node D. However, since it becomes the value with same current which flows into the low pass filter 2 and current flowing out from the node L when it is in an equilibrium situation, it can be said that it is in the state where it sees on the average in the gate of transistor MN12, and current does not flow with the function of the low pass filter 2. That is, the voltage drop by current flowing also into the resistance R2 connected to the node C is not produced. On the other hand, since the node D is connected to a negative input terminal with a high input impedance called the differential amplifier 30, current does not flow. Therefore, it is not necessary to provide 2 sets of low pass filters to the node D.

[0065]<u>Drawing 11</u> is a circuit diagram which illustrates the composition of the resistance R3. The resistance R3 is constituted by the fixed resistance R4 and the series connection of Nch transistor MN16. The offset correction signal S5 is given to the gate potential of transistor MN16, and the ON resistance of transistor MN16 is changed.

[0066]As mentioned above, since feedback which controls the current which detects the potential difference of the nodes K and L by the nodes C and D indirectly, and transistor MN12 sends

based on the potential difference by this embodiment is performed, At the time of a lock, the potential of the node L can be mostly coincided with the potential of the node K, and the problem of phase offset can be solved.

[0067]Embodiment 4. drawing 12 is a circuit diagram showing about 90 degrees which replaces and is used for the phase detector circuit 100 about 90 degrees shown in drawing 18 among phase shifters about 90 degrees concerning the embodiment of the invention 4 of composition of the phase detector circuit 103. The phase detector circuit 103 has about 90 degrees of composition which replaced the current control [ in / about 90 degrees / the phase detector circuit 101 ] 14 shown in Embodiment 1 by the current control 15.

[0068]The current control 15 is provided with two Nch transistor MN14 and the composition which added 15 to the current control 14. Specifically in the node E, the drain of transistor MP1 and the drain of transistor MN14 are connected for the drain of transistor MN10, the sauce of transistor MN14, and a backgate in the node A, respectively. In the node F, the drain of MP2 and the drain of transistor MN15 are connected for the drain of transistor MN11, the sauce of transistor MN15, and a backgate in the node B, respectively. The EXOR section 13 is connected to the nodes E and F. That is, transistor MP2 as one current source and MN15 can be grasped for transistor MP1 and MN14 as other one current source, respectively.

[0069]In such composition, the potential difference between the node E and the node F can be suppressed as follows by giving bias potential  $V_{\rm BN2}$  common to the gate of transistor MN14 and MN15.

[0070]Each potential of the node A, the node B, the node E, and the node F is set to Va, Vb, Ve, and Vf, respectively. While the circuit of <u>drawing 12</u> is operating, the current which always goes to a ground via any one of the four series connection bodies N1-N4 which constitute the EXOR section 13 is flowing, and the values of the current in the node E and the node F differ momentarily. However, when it sees on the average, if it is in an equilibrium situation, it can be said that the current which flows towards the EXOR section 13 also from the node F becomes the same value also from the node E. Although the current which flows into the low pass filter 2 is also one of an inflow and the outflows from the node B momentarily, current will not flow into the low pass filter 2 on the average.

[0071]Then, the current which flows into transistor MN14 and MN15 will be averaged, and will be equal. This current is made into  $I_0$ '. Therefore, several 1 and several 2 are realized (for example, "analogue integrated circuit engineering (second edition) upper written by gray & Maier" Baifukan, p.62 reference).

[0072]

[Equation 1]  

$$Io' = \frac{k}{2} \frac{W}{L} (V_{BN2} - V_e - V_{TH})^2 (1 + \lambda (V_a - V_e))$$

[0073]  
[Equation 2]  

$$10' = \frac{k}{2} \frac{W}{L} (V_{BN2} - V_f - V_{TH})^2 (1 + \lambda (V_b - V_f))$$

[0074]However, k shows the product of gate capacitance and the mobility of an electric charge, as for W and L, the gate width of a transistor, gate length, and  $V_{TH}$  show the threshold voltage of a transistor, and lambda shows the short channel effect, respectively. Since the sauce and backgate potential of transistor MN14 and MN15 are equal, the difference of the threshold by the

substrate effect of the transistors MN14 and MN15 has been disregarded.

[0075]Several 1 and several 2 are rewritten as V<sub>f</sub>=V<sub>e</sub>+deltaV<sub>ef</sub> and V<sub>b</sub>=V<sub>a</sub>+deltaV<sub>ab</sub>, [0076]

[Equation 3]  

$$I_0' = \frac{k}{2} \frac{W}{L} (V_{BN2} - V_e - V_{TH})^2 (1 + \lambda (V_a - V_e))$$

[0077]

[Equation 4]
$$Io' = \frac{k}{2} \frac{W}{L} \left( V_{BN2} - V_e - V_{TH} - \delta V_{ef} \right)^2 \left( 1 + \lambda \left( V_a - V_e - \delta V_{ef} + \delta V_{ab} \right) \right)$$

[0078]\*\*\*\*\*. The following expressions of relations are called for by taking further several 3 and several 4 difference, and disregarding the product of deltaVab and deltaVef, or the paragraph of each square.

[0079]

[Equation 5]

[Equation 5]
$$\frac{\delta V_{ef}}{\delta V_{ab}} = \frac{\lambda (V_{BN2} - V_e - V_{TH})}{2(1 + \lambda (V_a - V_e)) + \lambda (V_{BN2} - V_e - V_{TH})}$$

[0080] According to the above-mentioned literature, since lambda usually has a value of 0.03 -0.005V<sup>-1</sup>, several 5 value turns into 1/100 or less value.

[0081] Even if this node B to which the phase detector circuit 103 reaches an equilibrium situation, and outputs about 90 degrees of UP / DOWN signals S3 from the above thing differs from potential of the node A used as it and a pair, Between the node E which is a drain part of transistor MN10 which constitutes a current mirror, and MN11, and the node F, it turns out that there can almost be no potential difference. Therefore, current which flows through both transistors can be coincided and about 90 degrees of offset of the phase detector circuit 103 can be controlled.

[0082]Embodiment 5. drawing 13 is a circuit diagram showing about 90 degrees which replaces and is used for the phase detector circuit 100 about 90 degrees shown in drawing 18 among phase shifters about 90 degrees concerning the embodiment of the invention 5 of composition of the phase detector circuit 104. The phase detector circuit 103 has about 90 degrees of composition which replaced the current control [in / about 90 degrees / the phase detector circuit 103 ] 15 shown in Embodiment 4 by the current control 16.

[0083] The current control 16 is provided with composition which added two Pch transistor MP9 and MP 10 to the current control 15. Specifically in the node G, a drain of transistor MP9 and a drain of transistor MN14 are connected for sauce and a backgate of drain [ of transistor MP1 ], and transistor MP9 in the node A, respectively. In the node H, a drain of MP10 and a drain of transistor MN15 are connected for sauce and a backgate of drain [ of transistor MP2 ], and transistor MP10 in the node B, respectively. That is, transistor MP2 as one current source, MP10, and MN15 can be grasped for transistor MP1, MP9, and MN14 as other one current source, respectively.

[0084]In such composition, bias potential V<sub>BP2</sub> is given common to a gate of transistor MP9 and MP10. In the current control 15 shown in Embodiment 4, when potential difference is between the node A and the node B, a difference will also produce a little current which flows through transistor MP1 and MP2 by the difference in drain voltage. However, since potential difference between the node G of the current control 16 and the node H can be controlled by inserting

transistor MP9 and MP10 by the principle same in this embodiment as Embodiment 4, a still highly precise offset cancel effect is realizable.
[0085]

[Effect of the Invention]Since according to the phase shifter about 90 degrees which claim 1 costs among this invention of the 2nd current is drawn out by the 1st portion from the 1st node when taking the logic from which the 1st and 2nd signals differ, current only with few parts of the 2nd current than the 1st current flows into the 2nd course of a current mirror circuit. On the other hand, since the 2nd current source supplies the 1st current to the 2nd node, the 2nd current flows out of the 2nd node into the 1st low pass filter. Conversely, when the 1st and 2nd signals take equal logic, the 2nd current is drawn out by the 2nd portion from the 2nd node. However, current is not drawn out from the 1st node but the 1st current is flowing into the 2nd course of a current mirror circuit. Therefore, the 2nd current flows into the 2nd node from the 1st low pass filter. It integrates with the outflow ON of such current in the 1st low pass filter, and it controls the delaying amount of a delay part. Since the 1st signal is delayed in a delay part and the 2nd signal may maintain and lock 90-degree phase contrast.

[0086]According to the phase shifter, it flows out of the 2nd node to the 1st low pass filter, and about 90 degrees which claim 2 costs among this invention of jitters of the 2nd current that carries out ON are controlled with the damping time constant determined by the 1st capacitor and resistance.

[0087]According to the phase shifter, by making output potential of the 1st low pass filter into a big value in an initial state, the delay value for acquiring the 2nd signal can be made small, and about 90 degrees which claim 3 costs among this invention of transition operation to a lock can be performed.

[0088]According to the phase shifter, about 90 degrees which claim 4 costs among this invention of values of the 1st and 2nd nodes can be monitored by the dummy part and the 1st low pass filter, respectively. Therefore, even if potential difference arises in the 1st and 2nd nodes and it reaches an equilibrium situation, a control signal can control a delaying amount to control the difference.

[0089]A phase shift can be controlled a differential amplifier controlling the resistance of a variable resistor slowly, and maintaining mostly about 90 degrees which claim 5 costs among this invention of equilibrium situations according to the phase shifter, once delay is controlled. [0090]Since the 1st transistor of the 1st current source and the 1st transistor of the 2nd current source make small about 90 degrees which claim 6 costs among this invention of potential difference of the 1st node and the 2nd node according to the phase shifter, operation of a current mirror circuit can be ensured and phase offset can be controlled.

[0091]According to the phase shifter, the 3rd transistor of the 1st current source and the 3rd transistor of the 2nd current source can ensure operation of a current mirror circuit further, and can control further about 90 degrees which claim 7 costs among this invention of phase offset. [0092]According to what starts claim 8 among this invention, based on the 1st and 2nd signals, the 1st switch determines whether the 1st current source is connected as an output node, but the load of the 1st and 2nd signals is equal to the 1st switch. Although the 2nd switch determines whether the 2nd current source is connected as an output node based on the 1st and 2nd signals, the load of the 1st and 2nd signals is equal also to the 2nd switch. Therefore, load about the 1st and 2nd signals can be equalized, and phase offset can be controlled.

#### TECHNICAL FIELD

[Field of the Invention] This inventions are insides, such as a digital disposal circuit, for example, the receiving circuit of a radio signal, and a processing circuit of a computer, and relate to the delay circuit (in this application, this is called a phase shifter about 90 degrees) outputted so that the inputted signal may be made into 1/4 of the cycle, and a phase and it may become 90-degree delay.

#### PRIOR ART

[Description of the Prior Art] Drawing 14 is a timing chart which shows a relation with the clock S1 which changes to the same timing as the cycle of transition of the data S6, and transition of the data S6, and a phase. In the digital disposal circuit which receives such the data S6 and the clock S1, The way things stand, when the clock S1 changes, the data S6 has changed, and the data S6 cannot be latched appropriately to latch the data S6 using the standup of the clock S1, or transition of falling. Then, it will be necessary to shift the phase of the clock S1 to the data S6. [0003] Drawing 15 is the timing chart which made the phase timing to which the clock S1 changes to the timing to which the data S6 changes, and was able to shift it 90 degrees. By doing in this way, the standup of the clock S1 or the timing of falling serves as a center (center of the timing of transition that the data S6 adjoins) of the eye pattern of the data S6, and the latch of the data S6 using transition of the clock S1 becomes the most certain.

[0004] Drawing 16 is a circuit diagram showing the outline of the input interface of the chip 91 which inputs the data S6 and the clock S1. Respectively the data S6 and the clock S1 spread the transmission lines 110a and 110b of the chip 91 exterior, result in the pad electrodes 111a and 111b of chip 91 inside, and are buffered by the buffers 112a and 112b, respectively. The 90-degree phase shift of about 90 degrees of the clocks S1 is carried out by the phase shifter 200 after that, and the clock S2 is generated.

[0005]The data S6 buffered by any data-input-terminals D of the latch circuitry 113a and 113b is given, and the clock S2 is given to which clocked into end T. However, the latch circuitry 113a latches the data S6 at the time of the standup of the clock S2, and the latch circuitry 113b latches the data S6 at the time of falling of the clock S2.

[0006] Drawing 17 is a circuit diagram which illustrates about 90 degrees of composition of the phase shifter 200. The phase shifter 200 is provided with about 90 degrees of the PLL (Phase-LockedLoop) circuits 120 and the delay stages 5. PLL circuit 120 is provided with VCO circuit 122, the phase comparator 121, and the low pass filter 2. Signal S9 by which the reference signal S7 and the phase were locked is generated by this PLL circuit 120. In this case, delay control signal S4 obtained from the low pass filter 2 is adopted as the delay control of the delay stage 5, and the clock S1 buffered by the buffer 112b is in 90 degrees in the delay stage 5, and turns into the output clock S2.

[0007]the time of PLL circuit 120 locking about 90 degrees by the phase shifter 200 -- delay in VCO circuit 122 -- the cycle of the reference signal S7 -- so that it may become half (a phase is used and it is 180 degrees) exactly, Delay control signal S4 from the number and the low pass filter 2 of the buffer 4 of VCO circuit 122 inside is set up. And the output of the couple from the buffer 4 of a final stage carries out a positive/negative inversion, and is connected to the input of the couple of the buffer 4 of the stage at first. By this, when the reference signal S7 is given, VCO circuit 122 will be stabilized and will be oscillated, and signal S9 locked with the same

cycle as the reference signal S7 and the phase will be obtained.

[0008]Then, the signal shifted only one fourth of cycles to the clock S1 is generable as the clock S2 by adopting the clock S1 as the reference signal S7, and having the buffer 4 of the half of the number of the internal buffers 4 with which the delay stage 5 constitutes VCO circuit 122. That is, as long as PLL circuit 120 locks, the delay produced in the delay stage 5 is not dependent on a process or other conditions, is made into a phase, and is held at 90 degrees.

# **EFFECT OF THE INVENTION**

[Effect of the Invention]Since according to the phase shifter about 90 degrees which claim 1 costs among this invention of the 2nd current is drawn out by the 1st portion from the 1st node when taking the logic from which the 1st and 2nd signals differ, current only with few parts of the 2nd current than the 1st current flows into the 2nd course of a current mirror circuit. On the other hand, since the 2nd current source supplies the 1st current to the 2nd node, the 2nd current flows out of the 2nd node into the 1st low pass filter. Conversely, when the 1st and 2nd signals take equal logic, the 2nd current is drawn out by the 2nd portion from the 2nd node. However, current is not drawn out from the 1st node but the 1st current is flowing into the 2nd course of a current mirror circuit. Therefore, the 2nd current flows into the 2nd node from the 1st low pass filter. It integrates with the outflow ON of such current in the 1st low pass filter, and it controls the delaying amount of a delay part. Since the 1st signal is delayed in a delay part and the 2nd signal may maintain and lock 90-degree phase contrast.

[0086]According to the phase shifter, it flows out of the 2nd node to the 1st low pass filter, and about 90 degrees which claim 2 costs among this invention of jitters of the 2nd current that carries out ON are controlled with the damping time constant determined by the 1st capacitor and resistance.

[0087]According to the phase shifter, by making output potential of the 1st low pass filter into a big value in an initial state, the delay value for acquiring the 2nd signal can be made small, and about 90 degrees which claim 3 costs among this invention of transition operation to a lock can be performed.

[0088]According to the phase shifter, about 90 degrees which claim 4 costs among this invention of values of the 1st and 2nd nodes can be monitored by the dummy part and the 1st low pass filter, respectively. Therefore, even if potential difference arises in the 1st and 2nd nodes and it reaches an equilibrium situation, a control signal can control a delaying amount to control the difference.

[0089]A phase shift can be controlled a differential amplifier controlling the resistance of a variable resistor slowly, and maintaining mostly about 90 degrees which claim 5 costs among this invention of equilibrium situations according to the phase shifter, once delay is controlled. [0090]Since the 1st transistor of the 1st current source and the 1st transistor of the 2nd current source make small about 90 degrees which claim 6 costs among this invention of potential difference of the 1st node and the 2nd node according to the phase shifter, operation of a current mirror circuit can be ensured and phase offset can be controlled.

[0091]According to the phase shifter, the 3rd transistor of the 1st current source and the 3rd transistor of the 2nd current source can ensure operation of a current mirror circuit further, and can control further about 90 degrees which claim 7 costs among this invention of phase offset. [0092]According to what starts claim 8 among this invention, based on the 1st and 2nd signals,

the 1st switch determines whether the 1st current source is connected as an output node, but the load of the 1st and 2nd signals is equal to the 1st switch. Although the 2nd switch determines whether the 2nd current source is connected as an output node based on the 1st and 2nd signals, the load of the 1st and 2nd signals is equal also to the 2nd switch. Therefore, load about the 1st and 2nd signals can be equalized, and phase offset can be controlled.

## TECHNICAL PROBLEM

[Problem(s) to be Solved by the Invention]However, generally there was a problem of the increase of hard quantity and the increase of power consumption which are produced from being a problem of destabilization and VCO being required in a PLL circuit.

[0010]It is going to solve this problem and the art of performing a 90-degree phase shift without using PLL circuit 120 is also proposed. <u>Drawing 18</u> is a circuit diagram which illustrates about 90 degrees used about 90 degrees in <u>drawing 16</u> replacing by the phase shifter 200 of composition of the phase shifter 201. The composition of the phase shifter 201 removes about 90 degrees of VCO circuits 122 under composition of the phase shifter 200, and has about 90 degrees of composition which transposed about 90 degrees of phase comparators 121 to the phase detector circuit 100. That is, the phase shifter 201 constitutes about 90 degrees of DLL (Delay-Locked Loop) circuits.

[0011]Drawing 19 is a circuit diagram which illustrates about 90 degrees of composition of the phase detector circuit 100. The phase detector circuit 100 is provided with about 90 degrees of EXOR circuits 10a and the charge pump circuits 11. The clock S1 and the exclusive OR of S2 which were acquired by EXOR circuit 10a are changed into UP / DOWN signal S3 which takes the mode of current in the charge pump circuit 11. In order to supply UP / DOWN signal S3, the current source as which a current amount is determined by a bias signal, respectively is provided in the charge pump circuit 11.

[0012]UP / DOWN signal S3 is given to the low pass filter 2, the current amount integrates with it, it is changed into a direct-current voltage signal, and delay control signal S4 to the delay stage 5 is obtained. Feedback is hung by this delay control signal S4 to the delay for obtaining the clock S2 from the clock S1.

[0013]However, it receives that the clock S1 passes a transfer gate or a NOT circuit, and reaches the charge pump circuit 11 in EXOR circuit 10a, Since the clock S2 is only applied to the gate which manages ON/OFF of a transfer gate, the clock S1 and S2 will receive different input load in EXOR circuit 10a. For this reason, there was a problem that the clock S2 will balance with the phase [ degrees / 90 ] shifted to the clock S1 (below, this gap is called phase offset).

[0014]In order to solve this, adopting EXOR circuit 10b constituted like <u>drawing 20</u> instead of EXOR circuit 10a is also considered. Although the clock S1 and the input load to S2 become equal with this composition, since the compound gate is used, many transistor counts will be needed, and the problem that circuit structure becomes large will arise.

[0015]It was made in order that this invention might solve the above-mentioned problem, and it aims at obtaining about 90 degrees with easy circuitry of phase shifters. It aims also at obtaining the phase shifter which equalized load about the signal which is two by which a phase should be locked. It aims also at the improvement of phase offset.

M	$\mathbf{E}^{A}$	N	S
---	------------------	---	---

[Means for Solving the Problem] What starts claim 1 among this invention The 1st and 2nd nodes, The 1st current source that supplies the 1st current to said 1st node, and the 2nd current source that supplies said 1st current to said 2nd node, The 1st current control circuit that has a current mirror circuit including the 1st course that draws out current from said 1st node, and the 2nd course that draws out current from said 2nd node, The 1st portion that draws out the 2nd current from said 1st node only when exclusive OR of the 1st and 2nd signals takes the 1st logic, The 2nd current control circuit that has the 2nd portion that draws out said 2nd current from said 2nd node only when exclusive OR of said 1st and 2nd signals takes said 1st logic and the 2nd different logic, About 90 degrees provided with the 1st low pass filter connected to said 2nd node and a delay part which delays said 1st signal by a delaying amount controlled by output potential of said 1st low pass filter, and outputs said 2nd signal are a phase shifter. [0017]The 1st end according to claim 1 by which about 90 degrees of things which start claim 2 among this invention are phase shifters, and said 1st low pass filter was connected to said 2nd node, Resistance which has the 2nd end from which said output potential of said 1st low pass filter is obtained, It has the 1st capacitor that has the 1st end connected to said 1st end of said resistance, and the 2nd end, the 1st end connected to said 2nd end of said resistance, and the 2nd end connected to said 2nd end of said 1st capacitor, and has the 2nd capacitor with larger capacity value than said 1st capacitor.

[0018]The about 90 degrees according to claim 2 of things which start claim 3 among this invention are phase shifters, and said 1st low pass filter is further provided with a current supply source mechanism which makes an initial state of said 2nd capacitor a charging state. [0019]The plus input end according to claim 1 which about 90 degrees of things which start claim 4 among this invention are phase shifters, and makes an input signal said output potential of said 1st low pass filter, A differential amplifier containing a negative input terminal and an outgoing end which outputs a control signal which controls said delaying amount with said output potential of said 1st low pass filter, Connection equivalent to said 1st course of said 1st current source and said current mirror circuit is made, and it is connected to said negative input terminal of said differential amplifier, and has further an offset cancel circuit which has a dummy part containing a dummy node corresponding to said 1st node.

[0020]The about 90 degrees according to claim 4, it is a phase shifter which starts claim 5 among this invention, and said offset cancel circuit, It is inserted between said 1st low pass filter and said plus input end of said differential amplifier, and has further the 2nd low pass filter with a bigger damping time constant than said 1st low pass filter.

[0021]The about 90 degrees according to claim 1 of things which start claim 6 among this invention are phase shifters, and said 1st current source A drain, The 1st transistor that has sauce and a backgate which were connected common to said 1st node, and a gate where the 1st bias is impressed, Sauce and a drain connected to said drain of said 1st transistor, Have the 2nd transistor that has a gate where the 2nd bias is impressed, and said 2nd current source A drain, The 1st transistor that has sauce and a backgate which were connected common to said 2nd node, and a gate where said 1st bias is impressed, It has the 2nd transistor that has said sauce of said 2nd transistor of said 1st current source, connected sauce, a drain connected to said drain of said 1st transistor of said 2nd current source, and a gate where said 2nd bias is impressed.

[0022]The drain according to claim 6 with which about 90 degrees of things which start claim 7 among this invention are phase shifters, and said 1st current source was connected to said drain of said 1st transistor of said 1st current source, Sauce and a backgate which were connected in

common with said drain of said 2nd transistor of said 1st current source. A drain which was

further provided with the 3rd transistor that has a gate where the 3rd bias is impressed and with which said 2nd current source was connected to said drain of said 1st transistor of said 2nd current source, It has further the 3rd transistor that has sauce and a backgate which were connected in common with said drain of said 2nd transistor of said 2nd current source, and a gate where said 3rd bias is impressed.

[0023] What starts claim 8 among this invention The 1st current source and the 2nd current source, The 1st switch that flows only when it is provided between an output node, and said 1st current source and said output node and exclusive OR of the 1st and 2nd signals takes the 1st logic, The 2nd switch that flows only when it is provided between said 2nd current source and said output node and exclusive OR of said 1st and 2nd signals takes said 1st logic and the 2nd different logic, About 90 degrees provided with a low pass filter connected to said output node and a delay part which delays said 1st signal by a delaying amount controlled by output potential of said low pass filter, and outputs said 2nd signal are a phase shifter, Said 1st switch has the 1st and 2nd series connection bodies mutually connected in parallel between said 1st current source and said output node, Have said 2nd switch and the 1st and 2nd series connection bodies mutually connected in parallel between said 2nd current source and said output node said 1st series connection body of said 1st switch, A series connection of the 1st transistor that flows when said 1st signal takes said 1st logic, and the 2nd transistor that flows when said 2nd signal takes said 2nd logic is comprised, The 1st transistor through which said 2nd series connection body of said 1st switch flows when said 1st signal takes said 2nd logic, Comprise a series connection with the 2nd transistor that flows when said 2nd signal takes said 1st logic, and said 1st series connection body of said 2nd switch, The 1st transistor that flows when said 1st signal takes said 1st logic, Comprise a series connection with the 2nd transistor that flows when said 2nd signal takes said 1st logic, and said 2nd series connection body of said 2nd switch, About 90 degrees which comprises a series connection of the 1st transistor that flows when said 1st signal takes said 2nd logic, and the 2nd transistor that flows when said 2nd signal takes said 2nd logic are a phase shifter.

[0024]

[Embodiment of the Invention]Embodiment 1. <u>drawing 1</u> is a circuit diagram showing about 90 degrees which replaces and is used for the phase detector circuit 100 about 90 degrees shown in <u>drawing 18</u> among phase shifters about 90 degrees concerning the embodiment of the invention 1 of composition of the phase detector circuit 101.

[0025]The phase detector circuit 101 is provided with about 90 degrees of the EXOR sections 13 and the current control 14. The EXOR section 13 comprises the Nch transistors MN1-MN8 of the characteristic, and Nch transistor MN9 mutually. The current control 14 is mutually constituted from the Nch transistors MN10 and MN11 of the characteristic by Pch transistorMP1 of the characteristic, MP2, and each.

[0026]In the EXOR section 13, the drains of transistor MN5 and MN7 are connected in common for the drains of transistor MN1 and MN3, respectively. The sauce of transistor MN3 and the drain of transistor MN4 are connected with the sauce of transistor MN1 for the drain of transistor MN2, respectively. The sauce of transistor MN7 and the drain of transistor MN8 are connected with the sauce of transistor MN5 for the drain of transistor MN6, respectively. And the sauce of transistor MN2, MN4, MN6, and MN8 is connected in common. the clock S1 -- the gate of transistor MN1 and MN5 -- give the inversion signal S1B to the gate of transistor MN3 and MN7, the clock S2 is given to the gate of transistor MN4 and MN6, and the inversion signal S2B is given to the gate of transistor MN2 and MN8, respectively. The drain of transistor MN9 is

connected common to the sauce of transistor MN2, MN4, MN6, and MN8, and the sauce of transistor MN9 is grounded. Bias potential  $V_{BN}$  is impressed to the gate of transistor MN9. [0027]In the current control 14, bias potential  $V_{BP}$  is given to the sauce of transistor MP1 and MP2 for power-supply-potential  $V_{D}$  in common at the gate, respectively. The sauce of transistor MN10 and MN11 is grounded in common. With the drain and gate of transistor MN10, the drain of transistor MP1 is connected to the drain of transistor MN1 and MN3 in common in the node K. With the drain of transistor MN11, the drain of transistor MP2 is connected to the drain of transistor MN5 and MN7 in common in the node L. UP / DOWN signal S3 is acquired by the node L as current which flows / flows out.

[0028]In the EXOR section 13, when the clock S1 and S2 take the same logical value, one of transistors turns off by the series connection body N1 which transistor MN1 and MN2 constitute. One of transistors turns off also by the series connection body N2 which transistor MN3 and MN4 constitute similarly. Therefore, the series connection body N1 and N2 turn off the branch by which multiple connection was carried out as a whole. On the other hand, in both the series connection bodies N3 that transistor MN5 and MN6 constitute, when the clock S1 and S2 are High(s), both transistor MN5 and MN6 turn on. In both the series connection bodies N4 that transistor MN7 and MN8 constitute, when the clock S1 and S2 are Low(s), both transistor MN5 and MN6 turn on. Therefore, the series connection body N3 and N4 turn on the branch by which multiple connection was carried out as a whole.

[0029]In taking the clock S1 and the logical value from which S2 differs, in the series connection body N3 and N4, one of transistors turns off and it turns off the series connection body N3 and the branch to which multiple connection of N4 was carried out as a whole. On the other hand, the series connection body N1 and either of N2 turn on.

[0030]As mentioned above, the series connection body N1 and the multiple connection of N2 flow, only when the clock S1 and the exclusive OR of S2 are "H", and the series connection body N3 and the multiple connection of N4 flow, only when the clock S1 and the exclusive OR of S2 are "L."

[0031] Drawing 2 is a circuit diagram showing about 90 degrees in case the clock S1 and S2 take the same logical value of equivalent circuits of the phase detector circuit 101. In a figure, the gate where the upward arrow was added shows that logic"H" is given (also setting on the following drawings the same). Bias potential  $V_{BP}$  was impressed equally to the gate of transistor MP1 and MP2, and since power-supply-potential  $V_D$  is impressed equally, the drain has required the voltage between sauce gates equal also to which transistor MP1 and MP2. both [ for this reason, ] transistor MP1 and MP2 -- although -- current  $I_0$  is passed equally.

[0032]Transistor MN10 and MN11 constitute the current mirror circuit, and since the series connection body N1 and the branch to which multiple connection of N2 was carried out are moreover turned off as a whole, current equal to current  $I_0$  which transistor MP1 passes flows into transistor MN10 and MN11. On the other hand, since transistor MN9 passes current  $I_1$  based on bias potential  $V_{BN}$ , current  $I_1$  is drawn in the current control 14 as UP / DOWN signal S3 from the path connected to the low pass filter 2. Hereafter, current  $I_1$  calls a down period the period drawn in the current control 14 in this way.

[0033] <u>Drawing 3</u> is a circuit diagram showing about 90 degrees in the case of taking the clock S1 and the logical value from which S2 differs of equivalent circuits of the phase detector circuit 101. When the path which goes to transistor MN9 has arisen from the drain side of transistor MN10, transistor MP1 passes current I<sub>0</sub> and transistor MN9 is passing current I<sub>1</sub>, Current (I<sub>0</sub>-I<sub>1</sub>) will flow into transistor MN10 and MN11. Since transistor MP2 passes current I<sub>0</sub>, current I<sub>1</sub>

flows out of the current control 14 into the low pass filter 2 as UP / DOWN signal S3. Hereafter, current  $I_1$  calls a rise period the period which flows into the low pass filter 2 in this way. [0034] Drawing 4 is the timing chart which also added the clock S1, S2 and contrast attachment, and delay control signal S4 for UP / DOWN signal S3 generated as mentioned above. However, the direction out of which it thinks on the basis of the current control 14, is considered as UP / DOWN signal S3, and current flows into the low pass filter 2 is made positive, and the direction which flows from the low pass filter 2 is made negative. About 90 degrees of this embodiment, since about 90 degrees shown in drawing 18 of phase detector circuits 101 can be replaced and used for the phase detector circuit 100, below, they are explained also with reference to drawing 18.

[0035]Considering the case where adjustment of a phase is started from the state where the delay value of the delay stage 5 is less than 90 degrees, as for about 90 degrees of UP / DOWN signals S3 from the phase detector circuit 101, the direction of a down period becomes longer than a rise period. Therefore, delay control signal S4 produced by integrating with UP / DOWN signal S3 in the low pass filter 2, and changing into the voltage of a direct current falls on the average, although there is some exception in a rise period. Therefore, the delay value of the delay stage 5 increases, and when it amounts to one fourth of cycles, about 90 degrees of the rise periods and down periods of UP / DOWN signal S3 of the phase detector circuit 101 become equal. That is, the phase of the clock S2 balances later than it of the clock S1 90 degrees. [0036]When the delay value of the delay stage 5 starts adjustment of a phase from a bigger value than 90 degrees, as for UP / DOWN signal S3, the direction of a rise period becomes longer than a down period. Therefore, delay control signal S4 goes up on the average, although there is some exception in a down period, and a delay value causes the decreasing tendency. And the phase of the clock S2 balances later than it of the clock S1 90 degrees like the case of the point. [0037]Drawing 5 is a circuit diagram which illustrates the composition of the delay stage 5. The delay stage 5 is provided with the delay control circuit 50 and the delay buffer part 51. The delay control circuit 50 is provided with Nch transistor MN12, MN13, Pch transistor MP7 and MP8, and the resistance R3. The sauce of transistor MN12 is grounded via the resistance R3, and the drain is connected common to the drain and gate of transistor MP7. Power-supply-potential V<sub>D</sub> is given to the sauce of transistor MP7 and MP8 in common, and the drain of transistor MP8 is connected to the gate and drain of transistor MN13. The sauce of transistor MN13 is grounded. [0038]Current is supplied to the potential side with the high delay buffer part 51 by the Pch transistor, The plurality of the inverter ("delay inverters" is called in this invention) with which current is drawn out has the composition connected in series with the Nch transistor from the low potential side, and the clock S1 which is the target of delay is given to the delay inverters of the stage at first. Since the transistor which specifies the current supplied to delay inverters constitutes the current mirror circuit with transistor MP8 or MN13, the delaying amount in each delay inverters is determined by the current which flows into transistor MN12. Since delay control signal S4 is given to the gate of transistor MN12, as the delay stage 5 whole, the delaying amount of the delay stage 5 will be controlled by delay control signal S4. Of course, the current which flows into transistor MN12 can change the resistance of the resistance R3, and can also be adjusted.

[0039] Drawing 6 is a circuit diagram which illustrates the composition of the low pass filter 2. One end of capacitor CP0 is connected to the 1st end (end by the side of the left in the figure) of the resistance R1, one end of capacitor CP1 is connected to the 2nd end (end by the side of figure Nakamigi), respectively, and the other end of capacitor CP0 and CP1 is grounded in common.

UP / DOWN signal S3 is given to the 1st end of the resistance R1. The capacity value of capacitor CP0 is set up very small as compared with the capacity value of capacitor CP1. [0040]Since it is easy, if capacitor CP0 is disregarded and considered, the resistance R1 and capacitor CP1 will mainly be integrated with an inflow/outflow of current I<sub>1</sub> to the low pass filter 2 by UP / DOWN signal S3, it will be mostly changed into the voltage of a direct current, and will obtain delay control signal S4.

[0041]The function of capacitor CP0 makes small change of delay control signal S4 always according [ current  $I_1$  ] to the inflow/flowing out to the low pass filter 2. Speaking qualitatively, controlling the high frequency component (jitter) of current  $I_1$  with the damping time constant determined by capacitor CP0 and the resistance R1, and controlling change of the voltage given to the gate of transistor MN12 of the delay control circuit 50. Since the capacity value of capacitor CP0 is dramatically small as compared with the capacity value of capacitor CP1, it hardly depends for the damping time constant in this case on the value of capacitor CP1. However, it is clear to operation of this embodiment that existence of capacitor CP0 is not indispensable.

[0042]The function to set the potential of capacitor CP1 as power-supply-potential  $V_D$  based on the reset signal S8 may be applied to the 2nd end of the resistance R1. If the protective diode D1 in preparation for the case where capacitor CP1 is specifically charged more than power-supply-potential  $V_D$ , and the switch SW switch on based on the reset signal S8 are formed in series between the potential point which gives power-supply-potential  $V_D$ , and the 2nd end of the resistance R1, the above-mentioned function is realizable. By adding this function, the reset signal S8 can be inputted by an initial state, capacitor CP1 can be charged, and current can be started to transistor MN12 from the maximum and the state where made it pass and the delay value of the delay stage 5 was always made into the minimum.

[0043]As mentioned above, in a phase shifter, since not PLL circuit 120 but DLL circuit 201 was adopted, when the frequency of the oscillating frequency of VCO circuit 122 and the clock S1 has a difference, about 90 degrees realized by this embodiment of things for which an error will be integrated are avoided. Since the clock S1 is only compared with the clock S2 produced by delaying this in DLL circuit 201, the addition of the above errors is not produced but there is an advantage of excelling in stability.

[0044]Control of the phase offset by the difference of input load which had been produced when EXOR circuit 10a of the former [ about 90 degrees / section / 13 / of the phase detector circuit 101 / EXOR ] adopted as a phase shifter was used about 90 more degrees, Being able to realize by a small transistor count as compared with EXOR circuit 10b by a compound gate, circuit structure does not increase. As compared with the charge pump circuit 11 which about 90 degrees of phase detector circuits 100 need, the circuit structure of the current control is small, or even if the current control 14 of the phase detector circuit 101 is large, there are few about 90 degrees of the differences. Phase offset can be controlled by composition produced by replacing about 90 degrees which constitutes after all about 90 degrees which is a DLL circuit of phase shifters of phase detector circuits [ about 90 degrees of ] 100 in the phase detector circuit 101, without increasing circuit structure.

L -- " -- ) -- a value -- taking -- a period -- being shown -- \*\*\*\*.

[0046]Since delay control signal S4 is controlled based on the clock S1 and the exclusive OR of S2, when the sum total of period \*\* and period \*\* and the sum total of period \*\* and period \*\* become equal, the clock S2 is locked to the clock S1. And since the clock S2 is in 90 degrees to transition of the clock S1, each of period \*\* and \*\* is made into a phase, a 90-degree period is maintained, the sum total of period \*\* and period \*\* is made into a phase, and a 180-degree period is maintained.

[0047]When the period of "H" of the clock S1 is longer than the period of "L", a falling edge is located in the timing that only delta 2 is late, from the center beta of the period of "L" at the timing that only the center alphadelta1 of the period of "H" of the clock S1 of the rising edge of the clock S2 is early, respectively. When the period of "H" of the clock S1 is shorter than the period of "L", As for the rising edge of the clock S2, only delta 3 is located in late timing from the center alpha of the period of "H" of the clock S1, and a falling edge is located in the timing that only delta 4 is early, from the center beta of the period of "L", respectively. That is, even if the duty of the clock S1 is not 50%, the clock S2 changes by the same duty as the clock S1, and 90-degree delay is performed.

[0048]Embodiment 2. <u>drawing 9</u> is a circuit diagram showing about 90 degrees which replaces and is used for the phase detector circuit 100 about 90 degrees shown in <u>drawing 18</u> among phase shifters about 90 degrees concerning the embodiment of the invention 2 of composition of the phase detector circuit 102.

[0049] The phase detector circuit 102 is provided with about 90 degrees of followings.

EXOR sections 13a and 13b.

Current control 14a and 14b.

Only when the clock S1 and the exclusive OR of S2 are "H", it flows through the EXOR section 13a, and only when the clock S1 and the exclusive OR of S2 are "L", it flows through the EXOR section 13b.

[0050]The EXOR section 13a is specifically provided with Pch transistor MP3 [ of the characteristic ] - MP6, Transistor MP3 and the sauce of MP5 are connected common to the drain of transistor MP0, and transistor MP3 and the drain of MP5 are connected to the sauce of transistor MP4 and MP6, respectively. The drains of transistor MP4 and MP6 are connected. That is, it is connected in parallel mutually and transistor MP3, the series connection body P1 which MP4 constitutes, and the series connection body P2 which transistor MP5 and MP6 constitute constitute the EXOR section 13a. The series connection body N3 and N4 which were shown by Embodiment 1 are connected in parallel mutually, and the EXOR section 13b is constituted.

[0051]In the gate of transistor MP6 and MN5, in common the clock S1, The clock S2 is given to transistor MP3 and the gate of MN6, and the inversion signal S2B is given to the gate of transistor MP4 and MN7 for the inversion signal S1B at the gate of transistor MP5 and MN8, respectively.

[0052]The current control 14a comprises Pch transistor MP0, power-supply-potential  $V_D$  is given to the sauce of transistor MP0, bias potential  $V_{BP}$  is given to a gate, respectively, and transistor MP3 and the sauce of MP5 are connected to a drain in common. The current control 14b comprises Nch transistor MN9, the sauce of transistor MN9 is grounded, bias potential  $V_{BN}$  is given to a gate, and the sauce of transistor MN6 and MN8 is connected to a drain in common. [0053]And UP / DOWN signal S3 is acquired from the node W to which the drain of transistor MP4, MP6, MN5, and MN7 is connected in common.

[0054]Here, UP / DOWN signal S3 which takes the mode of current to the low pass filter 2 like Embodiment 1 are outputted by giving bias potential  $V_{BP}$  and  $V_{BN}$ , as current  $I_1$  passed in both transistor MP0 and MN9.

[0055]If the operation is explained, when the clock S1 and S2 will take an equal logical value, the EXOR sections 13a and 13b will be turned off and turned on, respectively. Therefore, current  $I_1$  flows in as UP / DOWN signal S3 from the low pass filter 2. On the other hand, when taking the clock S1 and the logical value from which S2 differs, the EXOR sections 13a and 13b will be turned on and turned off, respectively. Therefore, current  $I_1$  flows into the low pass filter 2 as UP / DOWN signal S3.

[0056]About 90 degrees which used about 90 degrees concerning Embodiment 2 of phase detector circuits 102 in a phase shifter. It adds to the effect at the time of adopting about 90 degrees concerning Embodiment 1 of phase detector circuits 101, Since the Pch transistor constituted all the high potential sides from the point which takes out UP / DOWN signal S3, all the low potential sides were constituted from a Nch transistor and what is called CMOS structure is taken, circuit structure is further reducible. And in the phase detector circuit 101, the current which was flowing in between between power-supply-potential V<sub>D</sub> and grounding is almost lost, and about 90 degrees of effects that power consumption can be reduced are also always added. [0057]Embodiment 3. drawing 10 is a circuit diagram showing about 90 degrees concerning the embodiment of the invention 3 of principal parts of a phase shifter. The composition of this embodiment is obtained by adding the offset cancel circuit 3 to the composition shown by Embodiment 1.

[0058]The offset cancel circuit 3 generates the offset cancellation signal S5 based on delay control signal S4 obtained from the low pass filter 2. The offset cancellation signal S5 adjusts the value of the resistance R3 which the delay control circuit 50 of the delay stage 5 has. [0059]The node K to which about 90 degrees of drains of transistor MP1, MN1, MN3, and MN10 were connected in common in the phase detector circuit 101 when a phase locked to the clock S1 in the clock S2 (namely, when a balance is reached). Potential must be almost equal by the node L to which the drain of transistor MP2, MN5, MN7, and MN11 was connected in common.

[0060]However, when there is a difference slightly with temperature etc., since the potential of the drain of transistor MN10 and MN11 differs, few differences will arise on the current which both transistors send. As a result, the mirror efficiency of the current mirror circuit which comprises transistor MN10 and MN11 may fall, and the delay value of the delay stage 5 may reach a balance with a certain amount of phase offset from 90 degrees. And since the balance was reached, while the potential of the nodes K and L carried out neither a rise nor descent but phase offset had been maintained, about 90 degrees of the phase detector circuits 101 will continue operating.

[0061] The offset cancel circuit 3 is formed in order to delay 90 degrees of phases much more correctly. In the offset cancel circuit 3, the resistance R2 receives delay control signal S4 in the one end, and, as for the other end, one end of capacitor CP2 and the plus input end of the differential amplifier 30 are connected in the node C. The other end of capacitor CP2 is grounded. In the node D, the drain of transistor MP21 and MN20 is connected to the negative input terminal of the differential amplifier 30 in common, and an outgoing end outputs the offset cancellation signal S5. Power-supply-potential  $V_{\rm D}$  is given to the sauce of transistor MP21, and the sauce of transistor MN20 is grounded. The gate and drain of transistor MN20 are connected in common, and bias potential  $V_{\rm BP}$  is given to the gate of transistor MP21. The characteristic of

transistor MP21 and MN20 is arranged identically to transistor MP1 and MN10 here, respectively, and transistor MP21 and MN20 are provided as a straw man, if transistor MP1 of the phase detector circuit 101 and MN10 say about 90 degrees.

[0062] The differential amplifier 30 receives the potential of the node L in the node C indirectly, and compares it with the potential of the node D. Since it is thought that the potential of the node D is equal to the potential of the node K, the offset cancellation signal S5 can adjust the value of the resistance R3 so that the potential difference of the nodes K and L may be canceled. [0063] The potential of the node L is transmitted to the node C via two low pass filters with low pass filter 2b which comprises the low pass filter 2, and the resistance R2 and CP2. The low pass filter 2 equalizes the quantity of the electric charge which flows through the node L by capacitor CP1, and generates delay control signal S4 which is a direct-current voltage signal by that cause. After the delay stage 5 is controlled by this signal S4, a new equilibrium situation arises and the potential of the node L also changes in connection with it. By making the damping time constant of low pass filter 2b here larger than the damping time constant of the low pass filter 2 by setting up the value of capacitor CP2 more greatly than the value of capacitor CP1. Change of the potential of the node C which is an output of low pass filter 2b can be made slower than change of the potential of the node L which is an input of the low pass filter 2. The differential amplifier 30 controlling the resistance of the resistance R3 slowly, and maintaining an equilibrium situation mostly, once delay is controlled by taking such composition. The gate potential (that is, potential of the outgoing end of the low pass filter 2) of transistor MN12 can become equal to the potential of the node D.

[0064]Incidentally, since transistor MP21 and MN20 work as a straw man of transistor MP1 and MN10, As the signal from the node L passed two low pass filters and has resulted in the node C, concern whether 2 sets of low pass filters are necessities may arise in the node D. However, since it becomes the value with same current which flows into the low pass filter 2 and current flowing out from the node L when it is in an equilibrium situation, it can be said that it is in the state where it sees on the average in the gate of transistor MN12, and current does not flow with the function of the low pass filter 2. That is, the voltage drop by current flowing also into the resistance R2 connected to the node C is not produced. On the other hand, since the node D is connected to a negative input terminal with a high input impedance called the differential amplifier 30, current does not flow. Therefore, it is not necessary to provide 2 sets of low pass filters to the node D.

[0065] <u>Drawing 11</u> is a circuit diagram which illustrates the composition of the resistance R3. The resistance R3 is constituted by the fixed resistance R4 and the series connection of Nch transistor MN16. The offset correction signal S5 is given to the gate potential of transistor MN16, and the ON resistance of transistor MN16 is changed.

[0066]As mentioned above, since feedback which controls the current which detects the potential difference of the nodes K and L by the nodes C and D indirectly, and transistor MN12 sends based on the potential difference by this embodiment is performed, At the time of a lock, the potential of the node L can be mostly coincided with the potential of the node K, and the problem of phase offset can be solved.

[0067]Embodiment 4. <u>drawing 12</u> is a circuit diagram showing about 90 degrees which replaces and is used for the phase detector circuit 100 about 90 degrees shown in <u>drawing 18</u> among phase shifters about 90 degrees concerning the embodiment of the invention 4 of composition of the phase detector circuit 103. The phase detector circuit 103 has about 90 degrees of composition which replaced the current control [ in / about 90 degrees / the phase detector circuit

101 ] 14 shown in Embodiment 1 by the current control 15.

[0068]The current control 15 is provided with two Nch transistor MN14 and the composition which added 15 to the current control 14. Specifically in the node E, the drain of transistor MP1 and the drain of transistor MN14 are connected for the drain of transistor MN10, the sauce of transistor MN14, and a backgate in the node A, respectively. In the node F, the drain of MP2 and the drain of transistor MN15 are connected for the drain of transistor MN11, the sauce of transistor MN15, and a backgate in the node B, respectively. The EXOR section 13 is connected to the nodes E and F. That is, transistor MP2 as one current source and MN15 can be grasped for transistor MP1 and MN14 as other one current source, respectively.

[0069]In such composition, the potential difference between the node E and the node F can be suppressed as follows by giving bias potential  $V_{\rm BN2}$  common to the gate of transistor MN14 and MN15.

[0070]Each potential of the node A, the node B, the node E, and the node F is set to Va, Vb, Ve, and Vf, respectively. While the circuit of <u>drawing 12</u> is operating, the current which always goes to a ground via any one of the four series connection bodies N1-N4 which constitute the EXOR section 13 is flowing, and the values of the current in the node E and the node F differ momentarily. However, when it sees on the average, if it is in an equilibrium situation, it can be said that the current which flows towards the EXOR section 13 also from the node F becomes the same value also from the node E. Although the current which flows into the low pass filter 2 is also one of an inflow and the outflows from the node B momentarily, current will not flow into the low pass filter 2 on the average.

[0071]Then, the current which flows into transistor MN14 and MN15 will be averaged, and will be equal. This current is made into  $I_0$ '. Therefore, several 1 and several 2 are realized (for example, "analogue integrated circuit engineering (second edition) upper written by gray & Maier" Baifukan, p.62 reference).

[Equation 1]  

$$I_0' = \frac{k}{2} \frac{W}{L} (V_{BN2} - V_e - V_{TH})^2 (1 + \lambda (V_a - V_e))$$

[Equation 2]  

$$I_0' = \frac{k}{2} \frac{W}{L} (V_{BN2} - V_f - V_{TH})^2 (1 + \lambda (V_b - V_f))$$

[0074]However, k shows the product of gate capacitance and the mobility of an electric charge, as for W and L, the gate width of a transistor, gate length, and  $V_{TH}$  show the threshold voltage of a transistor, and lambda shows the short channel effect, respectively. Since the sauce and backgate potential of transistor MN14 and MN15 are equal, the difference of the threshold by the substrate effect of the transistors MN14 and MN15 has been disregarded.

[0075]Several 1 and several 2 are rewritten as V<sub>f</sub>=V<sub>e</sub>+deltaV<sub>ef</sub> and V<sub>b</sub>=V<sub>a</sub>+deltaV<sub>ab</sub>, [0076]

[Equation 3]  

$$I_0' = \frac{k}{2} \frac{W}{L} (V_{BN2} - V_e - V_{TH})^2 (1 + \lambda (V_a - V_e))$$

[0077]

[Equation 4]

$$\text{IO'} = \frac{k}{2} \frac{W}{L} \left( V_{\text{BN2}} - V_{\text{E}} - V_{\text{TH}} - \delta V_{\text{ef}} \right)^2 \left( 1 + \lambda \left( V_{\text{a}} - V_{\text{e}} - \delta V_{\text{ef}} + \delta V_{\text{ab}} \right) \right)$$

[0078]\*\*\*\*\*. The following expressions of relations are called for by taking further several 3 and several 4 difference, and disregarding the product of deltaVab and deltaVef, or the paragraph of each square.

[0079]

[Equation 5]

[Equation 5]  

$$\frac{\delta V_{ef}}{\delta V_{ab}} = \frac{\lambda (V_{BN2} - V_{e} - V_{TH})}{2(1 + \lambda (V_{a} - V_{e})) + \lambda (V_{BN2} - V_{e} - V_{TH})}$$

[0080] According to the above-mentioned literature, since lambda usually has a value of 0.03 -0.005V<sup>-1</sup>, several 5 value turns into 1/100 or less value.

[0081]Even if this node B to which the phase detector circuit 103 reaches an equilibrium situation, and outputs about 90 degrees of UP / DOWN signals S3 from the above thing differs from potential of the node A used as it and a pair, Between the node E which is a drain part of transistor MN10 which constitutes a current mirror, and MN11, and the node F, it turns out that there can almost be no potential difference. Therefore, current which flows through both transistors can be coincided and about 90 degrees of offset of the phase detector circuit 103 can be controlled.

[0082] Embodiment 5. drawing 13 is a circuit diagram showing about 90 degrees which replaces and is used for the phase detector circuit 100 about 90 degrees shown in drawing 18 among phase shifters about 90 degrees concerning the embodiment of the invention 5 of composition of the phase detector circuit 104. The phase detector circuit 103 has about 90 degrees of composition which replaced the current control [in / about 90 degrees / the phase detector circuit 103 ] 15 shown in Embodiment 4 by the current control 16.

[0083] The current control 16 is provided with composition which added two Pch transistor MP9 and MP 10 to the current control 15. Specifically in the node G, a drain of transistor MP9 and a drain of transistor MN14 are connected for sauce and a backgate of drain [ of transistor MP1 ], and transistor MP9 in the node A, respectively. In the node H, a drain of MP10 and a drain of transistor MN15 are connected for sauce and a backgate of drain [ of transistor MP2 ], and transistor MP10 in the node B, respectively. That is, transistor MP2 as one current source, MP10, and MN15 can be grasped for transistor MP1, MP9, and MN14 as other one current source, respectively.

[0084]In such composition, bias potential V<sub>BP2</sub> is given common to a gate of transistor MP9 and MP10. In the current control 15 shown in Embodiment 4, when potential difference is between the node A and the node B, a difference will also produce a little current which flows through transistor MP1 and MP2 by the difference in drain voltage. However, since potential difference between the node G of the current control 16 and the node H can be controlled by inserting transistor MP9 and MP10 by the principle same in this embodiment as Embodiment 4, a still highly precise offset cancel effect is realizable.

### DESCRIPTION OF DRAWINGS

[Brief Description of the Drawings]

[Drawing 1] It is a circuit diagram showing the composition of the embodiment of the invention

[Drawing 2] It is a circuit diagram showing operation of the embodiment of the invention 1.

[Drawing 3] It is a circuit diagram showing operation of the embodiment of the invention 1.

[Drawing 4] It is a timing chart which shows operation of the embodiment of the invention 1.

[Drawing 5] It is a circuit diagram showing the composition of the embodiment of the invention 1.

[Drawing 6] It is a circuit diagram showing the composition of the embodiment of the invention 1.

[Drawing 7] It is a timing chart which shows operation of the embodiment of the invention 1.

[Drawing 8] It is a timing chart which shows operation of the embodiment of the invention 1.

[Drawing 9] It is a circuit diagram showing the composition of the embodiment of the invention 2.

[Drawing 10] It is a circuit diagram showing the composition of the embodiment of the invention 3.

[Drawing 11] It is a circuit diagram showing the composition of the embodiment of the invention 3.

[Drawing 12] It is a circuit diagram showing the composition of the embodiment of the invention 4.

[Drawing 13] It is a circuit diagram showing the composition of the embodiment of the invention 5.

[Drawing 14] It is a timing chart which shows a Prior art.

[Drawing 15] It is a timing chart which shows a Prior art.

[Drawing 16] It is a circuit diagram showing a Prior art.

[Drawing 17] It is a circuit diagram showing a Prior art.

[Drawing 18] It is a circuit diagram showing a Prior art.

[Drawing 19]It is a circuit diagram showing a Prior art.

[Drawing 20] It is a circuit diagram showing a Prior art.

[Description of Notations]

A,B,E, F,G,H, and K,L,W Node,  $I_1$ ,  $I_0$ , and  $I_0$ ' current, 2 2b A low pass filter, 13 and 13a, the 13b EXOR section, 14-16, 14a, and 14b Current control and 5 The delay stage and 30 Differential amplifier, 50 A delay control circuit, 51 delay buffer parts, S1, and S2 Clock, S3 UP / DOWN signal, and S4 [ A switch and D1 / A diode,  $V_{BN}$ ,  $V_{BN2}$ ,  $V_{BP}$ ,  $V_{BP2}$  bias potential. ] A delay control signal, and R1-R3 Resistance, and CP0-CP2 A capacitor and SW

.....

[Translation done.]

## (19)日本国特許庁(JP)

# (12) 公開特許公報(A)

(11)特許出願公開番号 特開2000-36729 (P2000-36729A)

(43)公開日 平成12年2月2日(2000.2.2)

(51) Int.Cl. <sup>7</sup>		識別記号	FΙ		テーマコート* (参え	乡)
H03K	5/15		H03K	5/15	В	
	5/13			5/13		
H03L	7/06		H03L	7/06	Z	

審査請求 未請求 請求項の数8 〇L (全 14 頁)

(21)出顧番号	特願平10-325092
(乙17日)勝紀年17	14TM2-1-10-323032

(22) 出顧日 平成10年11月16日(1998, 11, 16)

(31)優先権主張番号 特願平10-132115

(32)優先日 平成10年5月14日(1998.5.14)

(33)優先権主張国 日本(JP)

(71)出願人 000006013

三菱電機株式会社

東京都千代田区丸の内二丁目2番3号

(72)発明者 吉村 勉

東京都千代田区丸の内二丁目2番3号 三

菱電機株式会社内

(72)発明者 中瀬 泰伸

東京都千代田区丸の内二丁目2番3号 三

菱電機株式会社内

(74)代理人 100089233

弁理士 吉田 茂明 (外2名)


最終頁に続く

# (54) 【発明の名称】 90° 位相シフタ

### (57)【要約】

【課題】 入力負荷が均等で、位相オフセットを防ぐ90°位相シフタを得る。

【解決手段】 トランジスタMP1,MP2はそれぞれノードK,Lに電流  $I_0$ を供給し、トランジスタMN1 0,MN11はそれぞれノードK,Lから互いに等しい電流を引き抜く。直列接続体N1,N2の並列接続は、クロックS1,S2の排他的論理和が"H"のときのみノードKから電流  $I_1$ を引き抜く。一方、直列接続体N3,N4の並列接続は、クロックS1,S2の排他的論理和が"L"のときのみノードLから電流  $I_1$ を引き抜く。ノードKから電流  $I_1$ が引き抜かれれば、ノードLからは電流  $I_1$ が流出し、ノードLから電流  $I_1$ が引き抜かれれば、ノードLへと電流  $I_1$ が流入する。直列接続体N1~N4はクロックS1,S2及びそれらの反転信号S1B,S2BをトランジスタMN1~MN8のいずれかのゲートに受けるので、入力負荷は均一になる。



### 【特許請求の範囲】

【請求項1】 第1及び第2ノードと、

前記第1ノードに第1電流を供給する第1電流源と、 前記第2ノードに前記第1電流を供給する第2電流源 と、

前記第1ノードから電流を引き抜く第1経路と、前記第 2ノードから電流を引き抜く第2経路とを含むカレント ミラー回路とを有する第1電流制御回路と、

第1及び第2信号の排他的論理和が第1論理を採る場合 にのみ前記第1ノードから第2電流を引き抜く第1部分 と、

前記第1及び第2信号の排他的論理和が前記第1論理と 異なる第2論理を採る場合にのみ前記第2ノードから前 記第2電流を引き抜く第2部分とを有する第2電流制御 回路と

前記第2ノードに接続された第1ローパスフィルタと、前記第1ローパスフィルタの出力電位によって制御される遅延量を以て前記第1信号を遅延させて前記第2信号を出力する遅延部とを備える90°位相シフタ。

【請求項2】 前記第1ローパスフィルタは前記第2ノードに接続された第1端と、前記第1ローパスフィルタの前記出力電位が得られる第2端とを有する抵抗と、前記抵抗の前記第1端に接続された第1端と、第2端とを有する第1コンデンサと、

前記抵抗の前記第2端に接続された第1端と、前記第1 コンデンサの前記第2端に接続された第2端とを有し、 前記第1コンデンサよりも容量値が大きい第2コンデン サとを備える、請求項1記載の90°位相シフタ。

【請求項3】 前記第1ローパスフィルタは前記第2コンデンサの初期状態を充電状態とする電流供給機構を更に備える、請求項2記載の90°位相シフタ。

【請求項4】 前記第1ローパスフィルタの前記出力電位を入力信号とする正入力端と、負入力端と、前記第1ローパスフィルタの前記出力電位と共に前記遅延量を制御する制御信号を出力する出力端とを含む差動増幅器と、

前記第1電流源及び前記カレントミラー回路の前記第1 経路と等価な接続を実現し、前記差動増幅器の前記負入 力端に接続され、前記第1ノードに対応するダミーノー ドを含むダミー部とを有するオフセットキャンセル回路 を更に備える、請求項1記載の90°位相シフタ。

【請求項5】 前記オフセットキャンセル回路は、前記第1ローパスフィルタと前記差動増幅器の前記正入力端との間に介挿され、前記第1ローパスフィルタよりも時定数が大きな第2ローパスフィルタを更に有する、請求項4記載の90°位相シフタ。

【請求項6】 前記第1電流源はドレインと、前記第1 ノードに共通に接続されたソース及びバックゲートと、 第1バイアスが印加されるゲートとを有する第1トラン ジスタと、 ソースと、前記第1トランジスタの前記ドレインに接続されたドレインと、第2バイアスが印加されるゲートとを有する第2トランジスタとを備え、

前記第2電流源はドレインと、前記第2ノードに共通に接続されたソース及びバックゲートと、前記第1バイアスが印加されるゲートとを有する第1トランジスタと、前記第1電流源の前記第2のトランジスタの前記ソースと接続されたソースと、前記第2電流源の前記第1トランジスタの前記ドレインに接続されたドレインと、前記第2バイアスが印加されるゲートとを有する第2トランジスタとを備えた、請求項1記載の90°位相シフタ。

【請求項7】 前記第1電流源は前記第1電流源の前記 第1トランジスタの前記ドレインに接続されたドレイン と、前記第1電流源の前記第2トランジスタの前記ドレ インに共通して接続されたソース及びバックゲートと、 第3バイアスが印加されるゲートとを有する第3トラン ジスタを更に備え、

前記第2電流源は前記第2電流源の前記第1トランジスタの前記ドレインに接続されたドレインと、前記第2電流源の前記第2トランジスタの前記ドレインに共通して接続されたソース及びバックゲートと、前記第3バイアスが印加されるゲートとを有する第3トランジスタを更に備える、請求項6記載の90°位相シフタ。

【請求項8】 第1電流源と、

第2電流源と、

出力ノードと、

前記第1電流源と前記出力ノードとの間に設けられ、第 1及び第2信号の排他的論理和が第1論理を採る場合に のみ導通する第1スイッチと、

前記第2電流源と前記出力ノードとの間に設けられ、前記第1及び第2信号の排他的論理和が前記第1論理と異なる第2論理を採る場合にのみ導通する第2スイッチと、

前記出力ノードに接続されたローパスフィルタと、前記ローパスフィルタの出力電位によって制御される遅延量を以て前記第1信号を遅延させて前記第2信号を出力する遅延部とを備える90°位相シフタであって、前記第1スイッチは前記第1電流源と前記出力ノードとの間に互いに並列に接続された第1及び第2直列接続体を左上

前記第2スイッチは前記第2電流源と前記出力ノードと の間に互いに並列に接続された第1及び第2直列接続体 を有し、

前記第1スイッチの前記第1直列接続体は、前記第1信号が前記第1論理を採る場合に導通する第1トランジスタと、前記第2信号が前記第2論理を採る場合に導通する第2トランジスタとの直列接続から成り、

前記第1スイッチの前記第2直列接続体は、前記第1信号が前記第2論理を採る場合に導通する第1トランジスタと、前記第2信号が前記第1論理を採る場合に導通す

る第2トランジスタとの直列接続から成り、

前記第2スイッチの前記第1直列接続体は、前記第1信号が前記第1論理を採る場合に導通する第1トランジスタと、前記第2信号が前記第1論理を採る場合に導通する第2トランジスタとの直列接続から成り、

前記第2スイッチの前記第2直列接続体は、前記第1信号が前記第2論理を採る場合に導通する第1トランジスタと、前記第2信号が前記第2論理を採る場合に導通する第2トランジスタとの直列接続から成る、90°位相シフタ。

#### 【発明の詳細な説明】

### [0001]

【発明の属する技術分野】本発明は、信号処理回路、例えば無線信号の受信回路やコンピュータの処理回路などの内部で、入力された信号をその周期の1/4、位相にして90°の遅延になるように出力する遅延回路(本願では、これを90°位相シフタと呼ぶ)に関する。

#### [0002]

【従来の技術】図14は、データS6の遷移と、データS6の遷移の周期、位相と同じタイミングで遷移するクロックS1との関係を示すタイミングチャートである。このようなデータS6及びクロックS1を受ける信号処理回路において、クロックS1の立ち上がりまたは立ち下がりの遷移を用いてデータS6をラッチしたい場合、このままではクロックS1が遷移する際にはデータS6が遷移しており、適切にデータS6をラッチすることができない。そこでデータS6に対してクロックS1の位相をずらす必要が生じる。

【0003】図15は、クロックS1の遷移するタイミングをデータS6の遷移するタイミングに対して位相にして90° ずらせたタイミングチャートである。このようにすることで、クロックS1の立ち上がりまたは立ち下がりのタイミングが、データS6のアイパターンの中央(データS6の、隣接する遷移のタイミングの中央)となり、クロックS1の遷移を用いたデータS6のラッチは最も確実となる。

【0004】図16は、データS6及びクロックS1を入力するチップ91の入力インタフェースの概要を示す回路図である。データS6、クロックS1はそれぞれ、チップ91外部の伝送路110a、110bを伝搬して、チップ91内部のパッド電極111a、111bに至り、それぞれバッファ112a、112bによってバッファリングされる。その後クロックS1が90°位相シフタ200によって90°移相され、クロックS2が生成される。

【0005】ラッチ回路113a、113bのいずれの データ入力端DにもバッファリングされたデータS6が 与えられ、いずれのクロック入力端TにもクロックS2 が与えられる。ただし、ラッチ回路113aはクロック S2の立ち上がり時にデータS6をラッチし、ラッチ回 路113bはクロックS2の立ち下がり時にデータS6をラッチする。

【0006】図17は、90°位相シフタ200の構成を例示する回路図である。90°位相シフタ200はPLL(Phase-Locked Loop)回路120及び遅延段5を備えている。PLL回路120はVCO回路122、位相比較器121、ローパスフィルタ2を備えている。このPLL回路120により、参照信号S7と位相がロックされた信号S9が生成される。この際にローパスフィルタ2から得られる遅延調節信号S4を遅延段5の遅延調節に採用し、バッファ112bによってバッファリングされたクロックS1は遅延段5で90°遅れて出力クロックS2となる。

【0007】90°位相シフタ200では、PLL回路 120がロックするときにVCO回路122での遅延が、参照信号S7の周期のちょうど半分(位相にして180°)になるように、VCO回路122内部のバッファ4の数とローパスフィルタ2からの遅延調節信号S4とが設定される。そして最終段のバッファ4からの一対の出力が正負逆転して最初段のバッファ4の一対の入力へと接続されている。これにより、参照信号S7を与えたときにVCO回路122は安定して発振し、参照信号S7と同じ周期、位相でロックした信号S9を得ることになる。

【0008】そこで、参照信号S7としてクロックS1を採用し、遅延段5がVCO回路122を構成している内部バッファ4の数の半分のバッファ4を備えることにより、クロックS1に対して周期の1/4だけずれた信号をクロックS2として生成することができる。つまり遅延段5で生じる遅延は、PLL回路120がロックしている限りプロセスやその他の条件に依存せず位相にして90°に保持される。

## [0009]

【発明が解決しようとする課題】しかし、一般にPLL 回路には不安定化の問題や、VCOが必要なことから生 じるハード量の増大や消費電力の増大という問題があっ た

【0010】かかる問題を解消しようとして、PLL回路120を用いずに90°の移相を行う技術も提案されている。図18は図16において90°位相シフタ200と置換されて使用される90°位相シフタ201の構成を例示する回路図である。90°位相シフタ201の構成は、90°位相シフタ200の構成中のVCO回路122を除去し、位相比較器121を90°位相検出回路100に置き換えた構成を有している。つまり、90°位相シフタ201はDLL(Delay-Locked Loop)回路を構成している。

【0011】図19は90°位相検出回路100の構成を例示する回路図である。90°位相検出回路100は EXOR回路10aとチャージポンプ回路11とを備え ている。EXOR回路10aによって得られた、クロックS1、S2の排他的論理和は、チャージポンプ回路11において電流の態様を採るUP/DOWN信号S3に変換される。UP/DOWN信号S3を供給するために、それぞれバイアス信号によって電流量が決定される電流源がチャージポンプ回路11に設けられている。

【0012】UP/DOWN信号S3はローパスフィルタ2に与えられてその電流量が積分され、直流的な電圧信号に変換されて遅延段5への遅延調節信号S4が得られる。この遅延調節信号S4によって、クロックS1からクロックS2を得る為の遅延に対してフィードバックが掛けられる。

【0013】しかしEXOR回路10aでは、クロック S1がトランスファーゲートまたはNOT回路を通過し てチャージボンプ回路11に至るのに対し、クロックS 2はトランスファーゲートのON/OFFを司るゲート にかかるだけなので、クロックS1,S2はEXOR回路10a内で異なる入力負荷を受けることになる。この ため、クロックS2がクロックS1に対して $90^\circ$  から ずれた位相で平衡してしまうという問題があった(この ずれのことを以下では位相オフセットと呼ぶ)。

【0014】これを解決するため、図20のように構成されたEXOR回路10bをEXOR回路10aの代わりに採用することも考えられる。この構成ではクロックS1、S2に対する入力負荷が等しくなるが、複合ゲートを用いているためにトランジスタ数が多く必要となり、回路規模が大きくなるという問題が生じてしまう。【0015】本発明は上記の問題点を解決するためになされたもので、回路構成の簡単な90°位相シフタを得ることを目的とする。また、位相がロックされるべき2つの信号についての負荷を均等にした位相シフタを得ることをも目的とする。更に、位相オフセットの改善をも目的としている。

### [0016]

【課題を解決するための手段】この発明のうち、請求項 1にかかるものは、第1及び第2ノードと、前記第1ノ ードに第1電流を供給する第1電流源と、前記第2ノー ドに前記第1電流を供給する第2電流源と、前記第1ノ ードから電流を引き抜く第1経路と、前記第2ノードか ら電流を引き抜く第2経路とを含むカレントミラー回路 とを有する第1電流制御回路と、第1及び第2信号の排 他的論理和が第1論理を採る場合にのみ前記第1ノード から第2電流を引き抜く第1部分と、前記第1及び第2 信号の排他的論理和が前記第1論理と異なる第2論理を 採る場合にのみ前記第2ノードから前記第2電流を引き 抜く第2部分とを有する第2電流制御回路と、前記第2 ノードに接続された第1ローパスフィルタと、前記第1 ローパスフィルタの出力電位によって制御される遅延量 を以て前記第1信号を遅延させて前記第2信号を出力す る遅延部とを備える90°位相シフタである。

【0017】この発明のうち、請求項2にかかるものは、請求項1記載の90°位相シフタであって、前記第1ローパスフィルタは前記第2ノードに接続された第1端と、前記第1ローパスフィルタの前記出力電位が得られる第2端とを有する抵抗と、前記抵抗の前記第1端に接続された第1端と、第2端とを有する第1コンデンサと、前記抵抗の前記第2端に接続された第1端と、前記第1コンデンサの前記第2端に接続された第2端とを有し、前記第1コンデンサよりも容量値が大きい第2コンデンサとを備える。

【0018】この発明のうち、請求項3にかかるものは、請求項2記載の90°位相シフタであって、前記第1ローパスフィルタは前記第2コンデンサの初期状態を充電状態とする電流供給機構を更に備える。

【0019】この発明のうち、請求項4にかかるものは、請求項1記載の90°位相シフタであって、前記第1ローパスフィルタの前記出力電位を入力信号とする正入力端と、負入力端と、前記第1ローパスフィルタの前記出力電位と共に前記遅延量を制御する制御信号を出力する出力端とを含む差動増幅器と、前記第1電流源及び前記カレントミラー回路の前記第1経路と等価な接続を実現し、前記差動増幅器の前記負入力端に接続され、前記第1ノードに対応するダミーノードを含むダミー部とを有するオフセットキャンセル回路を更に備える。

【0020】この発明のうち、請求項5にかかるものは、請求項4記載の90°位相シフタであって前記オフセットキャンセル回路は、前記第1ローパスフィルタと前記差動増幅器の前記正入力端との間に介挿され、前記第1ローパスフィルタよりも時定数が大きな第2ローパスフィルタを更に有する。

【0021】この発明のうち、請求項6にかかるものは、請求項1記載の90°位相シフタであって、前記第1電流源はドレインと、前記第1ノードに共通に接続されたソース及びバックゲートと、第1バイアスが印加されるゲートとを有する第1トランジスタと、ソースと、前記第1トランジスタの前記ドレインに接続されたドレインと、第2バイアスが印加されるゲートとを有する第2トランジスタとを備え、前記第2プードに共通に接続されたソース及びバックゲートと、前記第1バイアスが印加されるゲートとを有する第1トランジスタと、前記第1電流源の前記第2のトランジスタの前記ソースと接続されたソースと、前記第2電流源の前記第1トランジスタの前記ドレインに接続されたドレインと、前記第2バイアスが印加されるゲートとを有する第2トランジスタとを備える。

【0022】この発明のうち、請求項7にかかるものは、請求項6記載の90°位相シフタであって、前記第1電流源は前記第1電流源の前記第1トランジスタの前記ドレインに接続されたドレインと、前記第1電流源の前記第2トランジスタの前記ドレインに共通して接続さ

れたソース及びバックゲートと、第3バイアスが印加されるゲートとを有する第3トランジスタを更に備え、前記第2電流源は前記第2電流源の前記第1トランジスタの前記ドレインに接続されたドレインと、前記第2電流源の前記第2トランジスタの前記ドレインに共通して接続されたソース及びバックゲートと、前記第3バイアスが印加されるゲートとを有する第3トランジスタを更に備える。

【0023】この発明のうち、請求項8にかかるもの は、第1電流源と、第2電流源と、出力ノードと、前記 第1電流源と前記出力ノードとの間に設けられ、第1及 び第2信号の排他的論理和が第1論理を採る場合にのみ 導通する第1スイッチと、前記第2電流源と前記出力ノ ードとの間に設けられ、前記第1及び第2信号の排他的 論理和が前記第1論理と異なる第2論理を採る場合にの み導通する第2スイッチと、前記出力ノードに接続され たローパスフィルタと、前記ローパスフィルタの出力電 位によって制御される遅延量を以て前記第1信号を遅延 させて前記第2信号を出力する遅延部とを備える90° 位相シフタであって、前記第1スイッチは前記第1電流 源と前記出力ノードとの間に互いに並列に接続された第 1及び第2直列接続体を有し、前記第2スイッチは前記 第2電流源と前記出力ノードとの間に互いに並列に接続 された第1及び第2直列接続体を有し、前記第1スイッ チの前記第1直列接続体は、前記第1信号が前記第1論 理を採る場合に導通する第1トランジスタと、前記第2 信号が前記第2論理を採る場合に導通する第2トランジ スタとの直列接続から成り、前記第1スイッチの前記第 2直列接続体は、前記第1信号が前記第2論理を採る場 合に導通する第1トランジスタと、前記第2信号が前記 第1論理を採る場合に導通する第2トランジスタとの直 列接続から成り、前記第2スイッチの前記第1直列接続 体は、前記第1信号が前記第1論理を採る場合に導通す る第1トランジスタと、前記第2信号が前記第1論理を 採る場合に導通する第2トランジスタとの直列接続から 成り、前記第2スイッチの前記第2直列接続体は、前記 第1信号が前記第2論理を採る場合に導通する第1トラ ンジスタと、前記第2信号が前記第2論理を採る場合に 導通する第2トランジスタとの直列接続から成る、90 <sup>®</sup> 位相シフタである。

### [0024]

【発明の実施の形態】実施の形態1.図1は本発明の実施の形態1にかかる90°位相シフタのうち、図18に示された90°位相検出回路100に置換して用いられる90°位相検出回路101の構成を示す回路図である。

【0025】90°位相検出回路101は、EXOR部 13と電流制御部14とを備えている。EXOR部13は互いに同特性のNchトランジスタMN1 $\sim$ MN8と、NchトランジスタMN9とで構成されている。ま

た電流制御部14は、互いに同特性のPchトランジスタMP1、MP2及び互いに同特性のNchトランジスタMN10とMN11で構成されている。

【0026】EXOR部13において、トランジスタM N1, MN3のドレイン同士が、トランジスタMN5, MN7のドレイン同士が、それぞれ共通に接続されてい る。またトランジスタMN1のソースとトランジスタM N2のドレインが、トランジスタMN3のソースとトラ ンジスタMN4のドレインが、それぞれ接続されてい る。またトランジスタMN5のソースとトランジスタM N6のドレインが、トランジスタMN7のソースとトラ ンジスタMN8のドレインが、それぞれ接続されてい る。そしてトランジスタMN2, MN4, MN6, MN 8のソースは共通して接続されている。クロックS1は トランジスタMN1, MN5のゲートに、その反転信号 S1BはトランジスタMN3, MN7のゲートに、クロ ックS2はトランジスタMN4, MN6のゲートに、そ の反転信号S2BはトランジスタMN2, MN8のゲー トに、それぞれ与えられている。トランジスタMN9の ドレインはトランジスタMN2, MN4, MN6, MN 8のソースに共通に接続され、トランジスタMN9のソ ースは接地されている。またトランジスタMN9のゲー トにはバイアス電位VRNが印加されている。

【0027】電流制御部14において、トランジスタMP1、MP2のソースには共通して電源電位 $V_D$ が、ゲートにはバイアス電位 $V_{BP}$ が、それぞれ与えられている。トランジスタMN10,MN11のソースは共通して接地されている。トランジスタMP1のドレインはトランジスタMN10のドレイン及びゲートと共に、ノードKにおいてトランジスタMN1,MN3のドレインに共通に接続されている。またトランジスタMP2のドレインはトランジスタMN11のドレインと共に、ノードLにおいてトランジスタMN5,MN7のドレインに共通に接続されている。ノードLに流入/流出する電流としてUP/DOWN信号S3が得られる。

【0028】EXOR部13において、クロックS1、S2が同じ論理値を採る場合にはトランジスタMN1、MN2が構成する直列接続体N1では何れか一方のトランジスタがOFFする。同様にしてトランジスタMN3、MN4が構成する直列接続体N2でも何れか一方のトランジスタがOFFする。従って、直列接続体N1、N2が並列接続された枝は全体としてOFFしている。一方、トランジスタMN5、MN6が構成する直列接続体N3では、クロックS1、S2が共にHighの場合にトランジスタMN7、MN8が構成する直列接続体N4では、クロックS1、S2が共にLowの場合にトランジスタMN5、MN6が共にONする。従って、直列接続体N3、N4が並列接続された枝は全体としてONしている。

【0029】クロックS1,S2が異なる論理値を採る場合には直列接続体N3,N4では何れか一方のトランジスタがOFFし、直列接続体N3,N4が並列接続された枝は全体としてOFFしている。一方、直列接続体N1,N2のいずれか一方がONする。

【0030】以上のように、直列接続体N1,N2の並列接続はクロックS1,S2の排他的論理和が"H"の場合にのみ導通し、直列接続体N3,N4の並列接続はクロックS1,S2の排他的論理和が"L"の場合にのみ導通する。

【0031】図2はクロックS1, S2が同じ論理値を採る場合の90° 位相検出回路101の等価回路を示す回路図である。図において、上向きの矢印が付加されたゲートは、論理"H"が与えられていることを示す(以下の図面においても同様)。トランジスタMP1,MP2のゲートには等しくバイアス電位 $V_{\rm BP}$ が印加され、ドレインは等しく電源電位 $V_{\rm D}$ が印加されているので、どちらのトランジスタMP1,MP2にも等しいソースーゲート間電圧がかかっている。このため、トランジスタMP1,MP2のいずれもが等しく電流  $I_{\rm D}$ を流す。

【0032】トランジスタMN10,MN11はカレントミラー回路を構成しており、しかも直列接続体N1,N2が並列接続された枝は全体としてOFFしているので、トランジスタMP1が流す電流 $I_0$ と等しい電流がトランジスタMN10,MN11に流れる。一方、トランジスタMN9は、バイアス電位 $V_{\rm BN}$ に基づいて電流 $I_1$ を流すので、ローパスフィルタ2へとつながっているパスから、UP/DOWN信号S3として電流 $I_1$ が電流制御部14へと引き込まれる。以下、このように電流 $I_1$ が電流制御部14へと引き込まれる期間をダウン期間と称する。

【0033】図3は2ロックS1, S2が異なる論理値を採る場合の90° 位相検出回路101の等価回路を示す回路図である。トランジスタMN10のドレイン側からトランジスタMN9へ向かうパスが生じており、トランジスタMP1が電流  $I_1$ を流し、トランジスタMN9が電流  $I_1$ を流していることにより、トランジスタMN10, MN11には電流( $I_0$ - $I_1$ )が流れることになる。トランジスタMP2は電流  $I_0$ を流すので、UP/DOWN信号S3として電流  $I_1$ が電流制御部14からローパスフィルタ2へと流出する。以下、このように電流  $I_1$ がローパスフィルタ2へと流出する期間をアップ期間と称する。

【0034】図4は、以上のようにして生成されるUP/DOWN信号S3をクロックS1,S2と対比づけ、遅延調節信号S4をも追記したタイミングチャートである。但し、電流制御部14を基準として考えてUP/DOWN信号S3として電流がローパスフィルタ2へと流出する方向を正とし、ローパスフィルタ2から流入する方向を負としている。本実施の形態の90°位相検出回

路101は、図18に示された90°位相検出回路100に置換して用いることができるので、以下では図18をも参照して説明する。

【0035】遅延段5の遅延値が90°未満である状態から位相の調整を開始する場合を考えると、90°位相検出回路101からのUP/DOWN信号S3はダウン期間の方がアップ期間よりも長くなる。従ってローパスフィルタ2においてUP/DOWN信号S3を積分して直流の電圧に変換して得られる遅延調節信号S4は、アップ期間において若干の例外はあるものの、平均的には低下する。よって遅延段5の遅延値は増大し、周期の1/4に達したときに90°位相検出回路101のUP/DOWN信号S3のアップ期間とダウン期間とは等しくなる。つまり、クロックS2の位相がクロックS1のそれよりも90°遅れて平衡する。

【0036】遅延段5の遅延値が90°より大きな値から位相の調整を開始する場合には、UP/DOWN信号S3はアップ期間の方がダウン期間よりも長くなる。従って遅延調節信号S4はダウン期間において若干の例外はあるものの、平均的には上昇し、遅延値は減少する傾向を招く。そして先の場合と同様、クロックS2の位相がクロックS1のそれよりも90°遅れて平衡する。

【0037】図5は遅延段5の構成を例示する回路図である。遅延段5は遅延調節回路50と遅延バッファ部51とを備えている。遅延調節回路50はNch-ランジスタMN12, MN13と、Pch-ランジスタMP7, MP8と、抵抗R3とを備えている。トランジスタMN12のソースは抵抗R3を介して接地されており、ドレインはトランジスタMP7のドレイン及びゲートに共通に接続されている。トランジスタMP7, MP8のソースには共通して電源電位 $V_D$ が与えられており、トランジスタMP8のドレインはトランジスタMN13のゲート及びドレインに接続されている。トランジスタMN13のゲースは接地されている。

【0038】遅延バッファ部51は高い電位側へとPc hトランジスタによって電流が供給され、低い電位側か らNchトランジスタによって電流が引き抜かれるイン バータ (本発明では「遅延インバータ」と称す)の複数 が直列に接続された構成を有しており、最初段の遅延イ ンバータには遅延の対象となるクロックS1が与えられ ている。遅延インバータに供給される電流を規定するト ランジスタは、トランジスタMP8あるいはMN13と 共にカレントミラー回路を構成しているので、トランジ スタMN12に流れる電流によって各遅延インバータに おける遅延量が決定される。トランジスタMN12のゲ ートには遅延調節信号S4が与えられるので、遅延段5 全体としては遅延調節信号S4によって遅延段5の遅延 量が制御されることになる。勿論、トランジスタMN1 2に流れる電流は、抵抗R3の抵抗値を変化させて調節 することもできる。

【0039】図6は、ローパスフィルタ2の構成を例示する回路図である。抵抗R1の第1端(図中左側の端)にはコンデンサCP0の一端が、第2端(図中右側の端)にはコンデンサCP1の一端が、それぞれ接続されており、コンデンサCP0、CP1の他端は共通して接地されている。UP/DOWN信号S3は抵抗R1の第1端に与えられる。コンデンサCP0の容量値はコンデンサCP1の容量値と比較して非常に小さく設定される。

【0040】簡単の為にコンデンサCP0を無視して考えると、UP/DOWN信号S3によるローパスフィルタ2への電流  $I_1$ の流入/流出は、主として抵抗R1及びコンデンサCP1で積分され、ほぼ直流の電圧に変換されて遅延調節信号S4を得る。

【0041】コンデンサCPOの機能は、電流  $I_1$ が常にローパスフィルタ2へ流入/流出していることによる遅延調節信号S4の変動を小さくするものである。定性的に言えば、電流  $I_1$ の高周波成分(ジッタ)をコンデンサCPOと抵抗R1で決定される時定数で抑制し、遅延調節回路50のトランジスタMN12のゲートに与えられる電圧の変動を抑制するのである。この場合の時定数は、コンデンサCPOの容量値がコンデンサCP1の容量値と比較して非常に小さいので、コンデンサCP1の値にはほとんど依存しない。但し、本実施の形態の実施にコンデンサCPOの存在が必須でないことは明白である

【0042】なお、抵抗R1の第2端に対し、リセット信号S8に基づいてコンデンサCP1の電位を電源電位  $V_D$ に設定する機能を加えてもよい。具体的にはコンデンサCP1が電源電位  $V_D$ 以上に充電されていた場合に 備えての保護ダイオードD1と、リセット信号S8に基づいてONするスイッチSWとを電源電位  $V_D$ を与える電位点と抵抗R1の第2端との間に直列に設ければ上記機能を実現できる。かかる機能を付加することにより、初期状態でリセット信号S8を入力して、コンデンサCP1を充電し、トランジスタMN12に電流を最大限、流させ、遅延段5の遅延値を必ず最小にした状態からスタートすることができる。

【0043】以上のように、本実施の形態によって実現される90°位相シフタでは、PLL回路120ではなくDLL回路201を採用したので、VCO回路122の発振周波数とクロックS1との周波数に差がある場合に誤差が積算されてしまうことが回避される。DLL回路201ではクロックS1と、これを遅延して得られるクロックS2とを単に比較しているので、上記のような誤差の積算は生じず、安定性に優れるという利点がある。

【0044】更に90°位相シフタとして採用する90°位相検出回路101のEXOR部13は従来のEXOR回路10aを用いた場合に生じていたような入力負荷

の差による位相オフセットの抑制を、複合ゲートによる EXOR回路10bと比較して少ないトランジスタ数で 実現することができ、回路規模は増大しない。また、90°位相検出回路101の電流制御部14は90°位相検出回路100が必要とするチャージポンプ回路11と比較して回路規模は小さいか、あるいは大きくてもその差は少ない。結局、DLL回路である90°位相やフタを構成する90°位相検出回路100を90°位相検出回路101で置換して得られる構成により、回路規模を増大させることなく、位相オフセットを抑制することができる。

【0045】図7はクロックS1の"H"の期間が"L"の期間よりも長い場合のクロックS2の遷移を示すタイミングチャートであり、図8はクロックS1の"H"の期間が"L"の期間よりも短い場合のクロックS2の遷移を示すタイミングチャートである。図中、期間 $\Phi \sim \Phi$ は、それぞれクロックS1、S2が("H"、"L")、("H"、"H")、("L"、"H")、("L"、"L")の値を採る期間を示している。

【0046】クロックS1,S2の排他的論理和に基づいて遅延調節信号S4が制御されるので、期間®と期間®の合計と、期間®と期間®の合計とが等しくなるときにクロックS2はクロックS1に対してロックする。しかもクロックS2はクロックS1の遷移に対して90°遅れるので、期間®,®はいずれも位相にして90°の期間が保たれ、期間®と期間®の合計は位相にして180°の期間が保たれる。

【0048】実施の形態2.図9は本発明の実施の形態2にかかる90°位相シフタのうち、図18に示された90°位相検出回路100に置換して用いられる90°位相検出回路102の構成を示す回路図である。

【0049】90°位相検出回路102は、EXOR部13a,13bと、電流制御部14a,14bとを備えている。EXOR部13aは、クロックS1,S2の排他的論理和が"H"の場合にのみ導通し、EXOR部13bはクロックS1,S2の排他的論理和が"L"の場合にのみ導通する。

【0050】具体的には、EXOR部13aは同特性のPchトランジスタMP3~MP6を備えており、トランジスタMP3,MP5のソースが、トランジスタMP0のドレインに共通に接続され、トランジスタMP3,MP5のドレインはそれぞれトランジスタMP4,MP6のソースに接続されている。また、トランジスタMP4,MP6のドレイン同士が接続されている。つまりトランジスタMP3,MP4が構成する直列接続体P1と、トランジスタMP5,MP6が構成する直列接続体P1と、トランジスタMP5,MP6が構成する直列接続体P2とが、互いに並列に接続されてEXOR部13aを構成している。また、EXOR部13bは、実施の形態1で示された直列接続体N3,N4が互いに並列に接続されて構成されている。

【0051】トランジスタMP6, MN5のゲートには 共通してクロックS1が、トランジスタMP4, MN7 のゲートにはその反転信号S1Bが、トランジスタMP 3, MN6のゲートにはクロックS2が、トランジスタ MP5, MN8のゲートにはその反転信号S2Bが、それぞれ与えられる。

【0052】電流制御部14aはPchトランジスタMP0で構成されており、トランジスタMP0のソースには電源電位 $V_{\rm BP}$ が、ゲートにはバイアス電位 $V_{\rm BP}$ が、それぞれ与えられ、ドレインにはトランジスタMP3,MP5のソースが共通して接続される。また電流制御部14bはNchトランジスタMN9で構成されており、トランジスタMN9のソースは接地され、ゲートにはバイアス電位 $V_{\rm BN}$ が与えられ、ドレインにはトランジスタMN6,MN8のソースが共通して接続される。

【0053】そしてトランジスタMP4, MP6, MN5, MN7のドレインが共通して接続されるノードWからUP/DOWN信号S3が得られる。

【0054】ここで、トランジスタMPO、MN9が共に電流  $I_1$ を流すようにバイアス電位  $V_{BP}$ 、 $V_{BN}$ を与えることにより、実施の形態 1 と同様にしてローパスフィルタ2へ電流の態様を採るUP/DOWN信号S3を出力する。

【0055】その動作を説明すると、クロックS1, S 2が等しい論理値を採る場合には、EXOR部13a, 13bはそれぞれOFF, ONすることになる。よって電流 $I_1$ はローパスフィルタ2からUP/DOWN信号 S3として流れ込む。一方、クロックS1, S2が異なる論理値を採る場合には、EXOR部13a, 13bは それぞれON, OFFすることになる。よって電流 $I_1$ はローパスフィルタ2へとUP/DOWN信号S3として流れ出す。

【0056】実施の形態2にかかる90°位相検出回路102を用いた90°位相シフタでは、実施の形態1にかかる90°位相検出回路101を採用した場合の効果に加えて、UP/DOWN信号S3を取り出す点から高い電位側を全てPchトランジスタで構成し、低い電位

側を全てNchトランジスタで構成し、いわゆるCMO S構成を採っているので、回路規模をさらに削減できる。しかも、 $90^\circ$  位相検出回路101 では常時、電源電位 $V_D$ と接地との間に間に流れていた電流が殆どなくなり、消費電力を低減できるという効果も付加される。【0057】実施の形態3.図10は本発明の実施の形態3にかかる $90^\circ$  位相シフタの主要部を示す回路図である。本実施の形態の構成は、実施の形態1で示された構成に対してオフセットキャンセル回路3を追加して得られる。

【0058】オフセットキャンセル回路3はローパスフィルタ2から得られた遅延調節信号S4に基づいてオフセットキャンセル信号S5を生成する。オフセットキャンセル信号S5は、遅延段5の遅延調節回路50が有する抵抗R3の値を調節する。

【0059】90°位相検出回路101において、クロックS2がクロックS1に対して位相がロックした場合(即ち平衡に達したとき)、トランジスタMP1, MN1, MN3, MN10のドレインが共通に接続されたノードKと、トランジスタMP2, MN5, MN7, MN11のドレインが共通に接続されたノードLとでは、電位がほぼ等しくなっているはずである。

【0060】しかし、温度等によりわずかに差がある場合、トランジスタMN10, MN11のドレインの電位が異なることから、両トランジスタが流す電流にわずかな差が生じることになる。この結果、トランジスタMN10, MN11で構成されるカレントミラー回路のミラー効率が低下し、遅延段5の遅延値は90°からある程度の位相オフセットを持って平衡に達する場合がある。そして平衡に達しているためノードK, Lの電位は上昇も下降もせず、位相オフセットが維持されたまま90°位相検出回路101が動作し続けることになる。

【0061】オフセットキャンセル回路3は、一層正確 に90°だけ位相を遅延させるために設けられている。 オフセットキャンセル回路3において、抵抗R2はその 一端に遅延調節信号S4を受け、他端はノードCにおい てコンデンサCP2の一端と差動アンプ30の正入力端 とが接続されている。コンデンサCP2の他端は接地さ れている。差動アンプ30の負入力端はノードDにおい てトランジスタMP21,MN20のドレインが共通し て接続され、出力端はオフセットキャンセル信号S5を 出力する。トランジスタMP21のソースには電源電位 Vpが与えられ、トランジスタMN20のソースは接地 される。また、トランジスタMN20のゲートとドレイ ンは共通に接続され、トランジスタMP21のゲートに はバイアス電位Vppが与えられている。ここでトランジ スタMP21、MN20の特性はそれぞれトランジスタ MP1, MN10と同一に揃えられており、トランジス タMP21, MN20は、90°位相検出回路101の トランジスタMP1, MN10のいわばダミーとして設 けられている。

【0062】差動アンプ30はノードLの電位を間接的にノードCにおいて受け、ノードDの電位と比較する。 ノードDの電位はノードKの電位と等しいと考えられるので、オフセットキャンセル信号S5はノードK,Lの電位差をキャンセルするように抵抗R3の値を調整することができる。

【0063】ノードLの電位は、ローパスフィルタ2 と、抵抗R2, CP2とで構成されるローパスフィルタ 2bとの2つのローパスフィルタを経由してノードCへ と伝達される。ローパスフィルタ2はコンデンサCP1 によりノードしを流れる電荷の量を平均化し、それによ り直流的な電圧信号である遅延調節信号S4を発生させ る。この信号S4により遅延段5が制御された後、新た な平衡状態が生じそれに伴ってノードしの電位もまた変 化する。ここで、コンデンサCP2の値をコンデンサC P1の値よりも大きく設定するなどして、ローパスフィ ルタ26の時定数をローパスフィルタ2の時定数よりも 大きくすることで、ローパスフィルタ2bの出力である ノードCの電位の変化を、ローパスフィルタ2の入力で あるノードしの電位の変化よりもゆっくりとしたものと することができる。このような構成を採ることにより、 一旦遅延が制御された後で、差動アンプ30はゆっくり と抵抗R3の抵抗値の制御を行ない、平衡状態をほぼ維 持しつつ、トランジスタMN12のゲート電位(つまり ローパスフィルタ2の出力端の電位)がノードDの電位 と等しくなるようにすることができる。

【0064】ちなみに、トランジスタMP21, MN2 0はトランジスタMP1、MN10のダミーとして働く ので、ノードしからの信号が二つのローパスフィルタを 通過してノードCに至っていることと同様に、ノードD にも二組のローパスフィルタが必要ではないかという懸 念が生じるかもしれない。しかし平衡状態になったとき にはノードしからローパスフィルタ2へ流れ込む電流と 流れ出す電流とは同じ値になるので、ローパスフィルタ 2の機能によってトランジスタMN12のゲートには平 均的にみて電流が流れない状態になっているといえる。 つまりノードCに接続されている抵抗R2にも、電流が 流れることによる電圧降下は生じない。一方、ノードD も差動アンプ30という、入力インピーダンスの高い負 入力端に接続されているため、電流は流れない。よって ノードDに対して二組のローパスフィルタを設ける必要 はない。

【0065】図11は抵抗R3の構成を例示する回路図である。固定抵抗R4とNchトランジスタMN16の直列接続によって抵抗R3が構成されている。トランジスタMN16のゲート電位にオフセット補正信号S5を与えてトランジスタMN16のON抵抗を変化させる。【0066】以上のように、本実施の形態ではノードK、Lの電位差を間接的にノードC、Dで検出し、その

電位差に基づいてトランジスタMN12の流す電流を制御するフィードバックを行うので、ロック時においてノードLの電位をノードKの電位にほぼ一致させることができ、位相オフセットの問題を解決することができる。

【0067】実施の形態4.図12は本発明の実施の形態4にかかる90°位相シフタのうち、図18に示された90°位相検出回路100に置換して用いられる90°位相検出回路103の構成を示す回路図である。90°位相検出回路103は実施の形態1において示された90°位相検出回路101における電流制御部14を電流制御部15に置換した構成を有している。

【0068】電流制御部15は電流制御部14に対し、2つのNchトランジスタMN14,15を追加した構成を備えている。具体的には、ノードEにおいてトランジスタMN14のソース及びバックゲートが、ノードAにおいてトランジスタMP1のドレインとトランジスタMN14のドレインとが、それぞれ接続されている。またノードFにおいてトランジスタMN11のドレインとトランジスタMN15のソース及びバックゲートが、ノードBにおいてMP2のドレインとトランジスタMN15のドレインとが、それぞれ接続されている。ノードE,FにはEXOR部13が接続される。つまり、トランジスタMP1,MN14を一つの電流源として、またトランジスタMP2,MN15を他の一つの電流源として、それぞれ把握することができる。

【0069】このような構成において、トランジスタM N14,MN15のゲートに共通にバイアス電位 $V_{BN2}$  を与えることにより、以下のようにしてノードEとノードFの間の電位差を抑えることができる。

【0070】ノードA、ノードB、ノードE、ノードFの各電位をそれぞれVa、Vb、Ve、Vfとする。図12の回路が動作しているときは、EXOR部13を構成している四本の直列接続体N1~N4のうちのどれか一本を介して常にグランドへ向かう電流が流れており、瞬間的にはノードEとノードFでの電流の値は異なっている。しかし平均的に見た場合、平衡状態にあればノードEからもノードFからもEXOR部13へ向けて流れる電流は同じ値になるといえる。またノードBからローパスフィルタ2へ流れる電流も瞬間的には流入、流出のどちらかになっているのだが、平均的にはローパスフィルタ2へは電流は流れないことになる。

【0071】するとトランジスタMN14, MN15に流れる電流は平均して等しいことになる。この電流を $I_0$ 、とする。よって、数1、数2が成り立つ(例えばグレイ&メイヤ著"アナログ集積回路設計技術(第二版)上"培風館、p. 62参照)。

[0072]

【数1】

$$10' = \frac{k}{2} \frac{W}{L} (VBN2 - Ve - VTH)^2 (1 + \lambda (Va - Ve))$$

[0073]

$$10' = \frac{k}{2} \frac{W}{L} (VBN2 - Vf - VfII)^2 (1 + \lambda (Vb - Vf))$$

【〇〇74】但し、kはゲート容量と電荷の移動度の 積、Wとしは各々トランジスタのゲート幅とゲート長、 V<sub>TH</sub>はトランジスタのしきい値電圧、λは短チャネル効 果をそれぞれ示している。また、トランジスタMN1 4、MN15のソースとバックゲート電位とが等しいの で、トランジスタMN14とMN15の基板効果による しきい値の差は無視している。

【0075】 $V_f = V_e + \delta V_{ef}$ 、 $V_b = V_a + \delta V_{ab}$ として数1、数2を書き換えて、

[0076]

【数3】

$$10' = \frac{k}{2} \frac{W}{L} (V_{BN2} - V_e - V_{TH})^2 (1 + \lambda (V_a - V_e))$$

[0077]

$$10' = \frac{k}{2} \frac{W}{L} \left( V_{BN2} - V_{e} - V_{TH} - \delta V_{ef} \right)^{2} \left( 1 + \lambda \left( V_{a} - V_{e} - \delta V_{ef} + \delta V_{ab} \right) \right)$$

【0078】を得る。更に数3と数4の差をとり、 $\delta$  V  $_{ab}$ と $\delta$  V  $_{ef}$ の積または各 $\phi$ の二乗の項を無視することにより、以下の関係式が求められる。

[0079]

【数5】

$$\frac{\delta V_{\text{ef}}}{\delta V_{\text{ab}}} = \frac{\lambda (V_{\text{BN2}} - V_{\text{e}} - V_{\text{TH}})}{2(1 + \lambda (V_{\text{a}} - V_{\text{e}})) + \lambda (V_{\text{BN2}} - V_{\text{e}} - V_{\text{TH}})}$$

【0080】上記文献によれば、 $\lambda$ は通常 $0.03\sim$  $0.005 V^{-1}$ の値を持つことから、数5の値は1/100以下の値となる。

【0081】以上のことから、この90°位相検出回路 103が平衡状態に達し、UP/DOWN信号S3を出 力するノードBがそれとペアとなるノードAの電位と異 なっていても、カレントミラーを構成するトランジスタ MN10、MN11のドレイン部であるノードEとノー ドFの間には電位差はほとんどないようにできることが わかる。よって、両方のトランジスタを流れる電流を一 致させることができ、90°位相検出回路103のオフ セットを抑制することができる。

【0082】実施の形態5.図13は本発明の実施の形態5にかかる90°位相シフタのうち、図18に示された90°位相検出回路100に置換して用いられる90°位相検出回路104の構成を示す回路図である。90°位相検出回路103は実施の形態4において示された90°位相検出回路103における電流制御部15を電流制御部16に置換した構成を有している。

【0083】電流制御部16は電流制御部15に対し、2つのPchトランジスタMP9, MP10を追加した構成を備えている。具体的には、ノードGにおいてトランジスタMP1のドレインとトランジスタMP9のソース及びバックゲートが、ノードAにおいてトランジスタMP9のドレインとトランジスタMN14のドレインとが、それぞれ接続されている。またノードHにおいてトランジスタMP2のドレインとトランジスタMP10のソース及びバックゲートが、ノードBにおいてMP10

のドレインとトランジスタMN15のドレインとが、それぞれ接続されている。つまり、トランジスタMP1, MP9, MN14を一つの電流源として、またトランジスタMP2, MP10, MN15を他の一つの電流源として、それぞれ把握することができる。

【0084】このような構成において、トランジスタMP9,MP10のゲートに共通にバイアス電位 $V_{BP2}$ を与える。実施の形態4に示された電流制御部15においては、ノードAとノードBの間に電位差があるときにトランジスタMP1,MP2を流れる電流もドレイン電圧の違いにより若干差が生じることになる。しかし、本実施の形態では実施の形態4と同じ原理により、トランジスタMP9、MP10を挿入することで電流制御部16のノードGとノードHの間の電位差を抑制することができるので、さらに高精度のオフセットキャンセル効果が実現できる。

### [0085]

【発明の効果】この発明のうち請求項1にかかる90°位相シフタによれば、第1及び第2信号が異なる論理を採る時点では第1部分によって第1ノードから第2電流が引き抜かれるので、カレントミラー回路の第2経路には第1電流よりも第2電流の分だけ少ない電流が流れる。一方、第2電流源は第2ノードに第1電流を供給するので、第2電流が第2ノードから第1ローパスフィルタへと流出する。逆に第1及び第2信号が等しい論理を採る時点では第2部分によって第2ノードから第2電流が引き抜かれる。しかし、第1ノードからは電流が引き抜かれず、カレントミラー回路の第2経路には第1電流

が流れている。従って、第2電流が第2ノードへと第1ローパスフィルタから流入する。このような電流の流出入は第1ローパスフィルタにおいて積分され、遅延部の遅延量を制御する。遅延部では第1信号を遅延させて第2信号を生成するので、第1信号と第2信号とは90°の位相差を保ってロックするようにフィードバック制御が行われる。

【0086】この発明のうち請求項2にかかる90°位相シフタによれば、第2ノードから第1ローパスフィルタに対して流出入する第2電流のジッタが、第1コンデンサと抵抗とで決定される時定数で抑制される。

【0087】この発明のうち請求項3にかかる90°位相シフタによれば、第1ローパスフィルタの出力電位を、初期状態において大きな値にすることにより、第2信号を得るための遅延値を小さくしてロックへの移行動作を行うことができる。

【0088】この発明のうち請求項4にかかる90°位相シフタによれば、ダミー部及び第1ローパスフィルタによって、それぞれ第1及び第2ノードの値をモニタすることができる。従って、第1及び第2ノードに電位差が生じて平衡状態に達しても、その差を抑制するように制御信号が遅延量を制御することができる。

【0089】この発明のうち請求項5にかかる90°位相シフタによれば、一旦遅延が制御された後で、差動増幅器がゆっくりと可変抵抗の抵抗値の制御を行なって、平衡状態をほぼ維持しつつ、位相シフトの抑制を行うことができる。

【0090】この発明のうち請求項6にかかる90°位相シフタによれば、第1電流源の第1トランジスタ及び第2電流源の第1トランジスタが、第1ノード及び第2ノードの電位差を小さくするので、カレントミラー回路の動作を確実にし、位相オフセットを抑制することができる。


【0091】この発明のうち請求項7にかかる90°位相シフタによれば、第1電流源の第3トランジスタ及び第2電流源の第3トランジスタが、更にカレントミラー回路の動作を確実にし、位相オフセットを一層抑制することができる。


【0092】この発明のうち請求項8にかかるものによれば、出力ノードに第1電流源を接続するか否かを第1及び第2信号に基づいて第1スイッチが決定するが、第1スイッチに対して第1及び第2信号の負荷は等しい。また、出力ノードに第2電流源を接続するか否かを第1及び第2信号に基づいて第2スイッチが決定するが、第2スイッチに対しても第1及び第2信号の負荷は等しい。従って、第1及び第2信号についての負荷を均等にして、位相オフセットを抑制することができる。


### 【図面の簡単な説明】

- 【図1】 本発明の実施の形態1の構成を示す回路図である。
- 【図2】 本発明の実施の形態1の動作を示す回路図である。
- 【図3】 本発明の実施の形態1の動作を示す回路図である。
- 【図4】 本発明の実施の形態1の動作を示すタイミングチャートである。
- 【図5】 本発明の実施の形態1の構成を示す回路図である。
- 【図6】 本発明の実施の形態1の構成を示す回路図である。
- 【図7】 本発明の実施の形態1の動作を示すタイミングチャートである。
- 【図8】 本発明の実施の形態1の動作を示すタイミングチャートである。
- 【図9】 本発明の実施の形態2の構成を示す回路図である。
- 【図10】 本発明の実施の形態3の構成を示す回路図である。
- 【図11】 本発明の実施の形態3の構成を示す回路図である。
- 【図12】 本発明の実施の形態4の構成を示す回路図である。
- 【図13】 本発明の実施の形態5の構成を示す回路図である。
- 【図14】 従来の技術を示すタイミングチャートである。
- 【図15】 従来の技術を示すタイミングチャートである。
- 【図16】 従来の技術を示す回路図である。
- 【図17】 従来の技術を示す回路図である。
- 【図18】 従来の技術を示す回路図である。
- 【図19】 従来の技術を示す回路図である。
- 【図20】 従来の技術を示す回路図である。

#### 【符号の説明】







フロントページの続き

(72)発明者 諸岡 毅一 東京都千代田区丸の内二丁目2番3号 三 菱電機株式会社内 (72) 発明者 渡邊 直也 東京都千代田区丸の内二丁目 2番 3 号 三 菱電機株式会社内